

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE



**Semiconductor devices – Bias-temperature stability test for metal-oxide, semiconductor, field-effect transistors (MOSFET) – Part 1: Fast BTI test for MOSFET**

**Dispositifs à semiconducteurs – Essai de stabilité de température en polarisation pour transistors à effet de champ metal-oxyde-semiconducteur (MOSFET) – Partie 1: Essai rapide de BTI pour les MOSFET**



## THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2020 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'IEC ou du Comité national de l'IEC du pays du demandeur. Si vous avez des questions sur le copyright de l'IEC ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de l'IEC de votre pays de résidence.

IEC Central Office  
3, rue de Varembe  
CH-1211 Geneva 20  
Switzerland

Tel.: +41 22 919 02 11  
[info@iec.ch](mailto:info@iec.ch)  
[www.iec.ch](http://www.iec.ch)

### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

#### IEC publications search - [webstore.iec.ch/advsearchform](http://webstore.iec.ch/advsearchform)

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - [webstore.iec.ch/justpublished](http://webstore.iec.ch/justpublished)

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

#### IEC Customer Service Centre - [webstore.iec.ch/csc](http://webstore.iec.ch/csc)

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: [sales@iec.ch](mailto:sales@iec.ch).

#### Electropedia - [www.electropedia.org](http://www.electropedia.org)

The world's leading online dictionary on electrotechnology, containing more than 22,000 terminological entries in English and French, with equivalent terms in 16 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

#### IEC Glossary - [std.iec.ch/glossary](http://std.iec.ch/glossary)

67,000 electrotechnical terminology entries in English and French, extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

### A propos de l'IEC

La Commission Electrotechnique Internationale (IEC) est la première organisation mondiale qui élabore et publie des Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

### A propos des publications IEC

Le contenu technique des publications IEC est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

#### Recherche de publications IEC -

[webstore.iec.ch/advsearchform](http://webstore.iec.ch/advsearchform)

La recherche avancée permet de trouver des publications IEC en utilisant différents critères (numéro de référence, texte, comité d'études,...). Elle donne aussi des informations sur les projets et les publications remplacées ou retirées.

#### IEC Just Published - [webstore.iec.ch/justpublished](http://webstore.iec.ch/justpublished)

Restez informé sur les nouvelles publications IEC. Just Published détaille les nouvelles publications parues. Disponible en ligne et une fois par mois par email.

#### Service Clients - [webstore.iec.ch/csc](http://webstore.iec.ch/csc)

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions contactez-nous: [sales@iec.ch](mailto:sales@iec.ch).

#### Electropedia - [www.electropedia.org](http://www.electropedia.org)

Le premier dictionnaire d'électrotechnologie en ligne au monde, avec plus de 22 000 articles terminologiques en anglais et en français, ainsi que les termes équivalents dans 16 langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International (IEV) en ligne.

#### Glossaire IEC - [std.iec.ch/glossary](http://std.iec.ch/glossary)

67 000 entrées terminologiques électrotechniques, en anglais et en français, extraites des articles Termes et Définitions des publications IEC parues depuis 2002. Plus certaines entrées antérieures extraites des publications des CE 37, 77, 86 et CISPR de l'IEC.

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE



**Semiconductor devices – Bias-temperature stability test for metal-oxide, semiconductor, field-effect transistors (MOSFET) – Part 1: Fast BTI test for MOSFET**

**Dispositifs à semiconducteurs – Essai de stabilité de température en polarisation pour transistors à effet de champ metal-oxyde-semiconducteur (MOSFET) – Partie 1: Essai rapide de BTI pour les MOSFET**

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

COMMISSION  
ELECTROTECHNIQUE  
INTERNATIONALE

ICS 31.080.30

ISBN 978-2-8322-8610-4

**Warning! Make sure that you obtained this publication from an authorized distributor.  
Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.**

## CONTENTS

FOREWORD.....	4
INTRODUCTION.....	6
1 Scope.....	7
2 Normative reference .....	7
3 Terms and definitions .....	7
4 Test equipment.....	9
4.1 Equipment .....	9
4.1.1 Wafer prober .....	9
4.1.2 Measurement equipment .....	9
4.2 Recommendation for handling.....	10
5 Test sample.....	10
5.1 Sample .....	10
5.1.1 General .....	10
5.1.2 Channel length (gate length).....	10
5.1.3 Channel width (gate width) .....	10
5.1.4 Structure .....	10
5.1.5 Wafer process .....	11
5.2 Antenna protection diode .....	11
5.3 Number of samples .....	11
6 Procedure.....	12
6.1 General remarks on measurement time.....	12
6.2 Definition of measurement parameter.....	12
6.2.1 Expression of degradation parameters.....	12
6.2.2 Measurement in weakly inverted region .....	13
6.2.3 Measurement in subthreshold region .....	13
6.2.4 Measurement of $I_D$ degradation ( $I_{Dsat}$ , $I_{Dlin}$ ).....	14
6.3 Test.....	14
6.3.1 Test flow.....	14
6.3.2 Fast voltage switching .....	15
6.3.3 Temperature .....	16
6.3.4 Electric field strength $E_{OX}$ .....	16
6.3.5 Read point.....	16
6.3.6 Final test time.....	16
6.4 Lifetime estimation.....	17
6.4.1 Procedure for estimating the degradation at end of life .....	17
6.4.2 Procedure for estimating the lifetime on the targeted criteria .....	18
Annex A (informative) Recovery effect of BTI.....	19
Annex B (informative) Selection of a wide device [2].....	20
Bibliography.....	22
Figure 1 – Degradation ( $\Delta V_{th}$ ) recovering by BTI conditions removing with time.....	6
Figure 2 – $I_D - V_{GS}$ curve to explain $V_{th-ext}$ .....	8
Figure 3 – Connection between MOSFET electrodes and external terminals .....	10
Figure 4 – Example of antenna protection circuit for BULK process .....	11
Figure 5 – Measurement time dependence of recovery effect.....	12

Figure 6 – Calculation method of $V_{th}$ degradation .....	14
Figure 7 – Comparison of BTI flowchart .....	15
Figure 8 – Switching schematic of fast BTI.....	16
Figure A.1 – Recovery time dependence of Pch BTI .....	19
Figure B.1 – Typical BTI induced variance dependence on $W$ .....	21
Figure B.2 – Possible MOSFET layout to be adopted with narrow device .....	21

## **iTeh STANDARD PREVIEW** **(standards.iteh.ai)**

[IEC 62373-1:2020](#)

<https://standards.iteh.ai/catalog/standards/sist/8fca6564-eed9-48be-8d3c-469a6f9b5bf8/iec-62373-1-2020>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**SEMICONDUCTOR DEVICES –  
BIAS-TEMPERATURE STABILITY TEST FOR METAL-OXIDE,  
SEMICONDUCTOR, FIELD-EFFECT TRANSISTORS (MOSFET) –**

**Part 1: Fast BTI test for MOSFET**

**FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62373-1 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
47/2627/FDIS	47/2637/RVD

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 62373 series, published under the general title *Semiconductor devices – Bias-temperature stability test for metal-oxide, semiconductor, field-effect transistors (MOSFET)*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

**IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.**

## iTeh STANDARD PREVIEW (standards.iteh.ai)


[IEC 62373-1:2020](https://standards.iteh.ai/catalog/standards/sist/8fca6564-eed9-48be-8d3c-469a6f9b5bf8/iec-62373-1-2020)

<https://standards.iteh.ai/catalog/standards/sist/8fca6564-eed9-48be-8d3c-469a6f9b5bf8/iec-62373-1-2020>

## INTRODUCTION

BTI (bias temperature instability) degradation of semiconductor devices is a crucial failure. IEC 62373:2006 provides a method to test for this failure.

With advances in technology, the magnitude of recovery for BTI degradation has been remarkable. Recovery from BTI degradation occurs in microseconds to milliseconds after removing or reducing gate stress. Figure 1 below shows experiment data of  $V_{th}$  shift which is stressed in BTI condition for 1 000 s and not stressed after that [1]<sup>1</sup>. It shows that the degradation is rapidly recovered, to about 40 % in a few seconds right after removing the stress at 1 000 s. Therefore, a fast measurement method is necessary to avoid this effect and to determine this degradation with exactitude.



### Key

$\Delta r$  ratio of  $V_{th}$  degradation amount to maximum degradation;

$t$  stress or recovery time, expressed in seconds.

**Figure 1 – Degradation ( $\Delta V_{th}$ ) recovering by BTI conditions removing with time**

However, the existing test, described in IEC 62373, suffers from the disadvantage that the recovery process starts as soon as the stress is reduced while making the fairly lengthy set of measurements that establish the shift in threshold voltage. The procedure described in this standard uses an alternative method for measuring degradation that, by taking very little time, minimizes the partial recovery that occurs during the measurement.

<sup>1</sup> Numbers in square brackets refer to the Bibliography.



# SEMICONDUCTOR DEVICES – BIAS-TEMPERATURE STABILITY TEST FOR METAL-OXIDE, SEMICONDUCTOR, FIELD-EFFECT TRANSISTORS (MOSFET) –

## Part 1: Fast BTI test for MOSFET

### 1 Scope

This part of IEC 62373 provides the measurement procedure for a fast BTI (bias temperature instability) test of silicon based metal-oxide semiconductor field-effect transistors (MOSFETs).

This document also defines the terms pertaining to the conventional BTI test method.

### 2 Normative reference

There are no normative references in this document.

### 3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

#### 3.1

##### nominal power supply voltage

$V_{DD}$

suitable value of the voltage used to designate the power supply of the technology

#### 3.2

##### drain – source voltage

$V_{DS}$

voltage between the drain and the source

#### 3.3

##### gate – source voltage

$V_{GS}$

voltage between the gate and the source

#### 3.4

##### well – source voltage

$V_{BS}$

voltage between the well and the source

#### 3.5

##### drain current

$I_D$

current monitored for drain terminal when  $V_{BS}$  is zero

**3.6  
constant current threshold voltage**

$V_{th-ci}$   
 $V_{GS}$  at which drain current is equal to selected  $I_D$

Note 1 to entry: This definition is expressed by the following equation.

$$V_{th-ci} = V_{GS} \left( \text{when } I_D = I_{D0} \times \frac{W}{L} \right) \tag{1}$$

where

$V_{th-ci}$  is constant current threshold voltage where;

$I_D$  is drain current (arbitrary);

$I_{D0}$  is constant value, which is recommended at  $V_{GS} < V_{th-ext}$  (typically selected from 50 nA to 300 nA);

$W$  is channel width;


$L$  is channel length.

Note 2 to entry: If  $V_{GS}$  is over  $V_{th-ext}$ , it is possible that the mobility degradation affects  $V_{th-ci}$  and if  $V_{GS}$  is  $V_{th-ext}$ , the impact of the density of interface states to  $V_{th}$  shift may not be detected.

**3.7  
extrapolated threshold voltage**

$V_{th-ext}$   
gate source voltage at which the extrapolated maximum slope of the curve of drain current versus gate source voltage intercepts the drain-current axis

SEE: Figure 2.



**Key**

A  $I_D - V_{GS}$  curve;

C extrapolated maximum slope of the  $I_D - V_{GS}$  curve;

$V_{th-ext}$  extrapolated threshold voltage.

**Figure 2 –  $I_D - V_{GS}$  curve to explain  $V_{th-ext}$**

**3.8  
saturated drain current**

$I_{Dsat}$   
drain current when the transistor is biased in the saturation region and the measure condition is  $V_{DS} = V_{GS} = V_{DD}$

### 3.9 linear drain current

$I_{Dlin}$   
drain current at linear region ( $V_{DS} = 0,05 \text{ V}$  to  $0,1 \text{ V}$ ) and  $V_{GS} = V_{DD}$

### 3.10 gate source voltage for measurement

$V_{GS-meas}$   
 $V_{GS}$  which is applied in measurement duration

### 3.11 drain current for measurement

$I_{D-meas}$   
drain current at  $V_{GS} = V_{GS-meas}$

### 3.12 dielectric electric field strength

$E_{ox}$   
electric field strength in the gate dielectric

Note 1 to entry: The general formula for  $E_{ox}$  is

$$E_{ox} = \frac{V_{ox}}{t_{ox}} \quad (2)$$

where

$E_{ox}$  is electric field strength of gate dielectric;

$V_{ox}$  is gate dielectric applied voltage;

$t_{ox}$  is gate dielectric thickness.

$t_{ox}$  is a parameter used for inline monitoring determined by CV analysis at inversion condition. It is important to point out that the applied voltage is not necessarily the voltage across the dielectric. Ultrathin dielectrics exhibit quantum confinement effects and gate electrode depletion effects effectively reducing the voltage across the dielectric. The method of determining  $t_{ox}$  or a reference to the documented standard should be included in the data report.

## 4 Test equipment

### 4.1 Equipment

#### 4.1.1 Wafer prober

A wafer prober equipped with a hot chuck is used. The temperature should be kept constant (within  $\pm 1 \text{ }^\circ\text{C}$  is recommended) during stress and measurement. All time intervals should be recorded to an accuracy of 1 %. These include the period from the first application of stress to the start of each measurement, and the duration of each measurement before the stress is re-applied.

Since some equipment is designed with a tolerance of  $\pm 3 \text{ }^\circ\text{C}$ , it is necessary to confirm that it is within  $\pm 1 \text{ }^\circ\text{C}$  by actual measurement on the chuck.

#### 4.1.2 Measurement equipment

Measurement instruments with fast voltage switching are used for the DC characteristics of MOSFETs. The fast switching shall be in a few ms (it is recommended in a few  $\mu\text{s}$ , if possible). The accuracy should be maintained at high temperature.

**4.2 Recommendation for handling**

When it is available, it is recommended to use ESD protective equipment (wrist strap etc.) to prevent damage to the test sample.

**5 Test sample**

**5.1 Sample**

**5.1.1 General**

One MOSFET, as described in 5.1.2 to 5.1.5, is used.

**5.1.2 Channel length (gate length)**

It is recommended to use the designed minimum channel length of the targeted technology or production when individual specifications are not specifically defined, or when the minimum channel length does not yield a worse BTI. If necessary, channel length dependence may be confirmed by evaluating another channel length.

NOTE In some technologies the worst BTI is associated with the longest channel length.


**5.1.3 Channel width (gate width)**

The measured variability of BTI shifts is strongly dependent on the selected channel width. It is recommended to define the channel width at which the measurement is steady (see Annex B). It is better for it to be determined through pre-test. If there is no special requirement, a channel width from 1 µm to 20 µm is recommended.

**5.1.4 Structure**

<https://standards.iteh.ai/catalog/standards/sist/8fca6564-eed9-48be-8d3c-469a69b578/iec-62373-1-2020>

It is recommended that four electrodes (gate, source, drain, substrate) are connected to individual external terminals Figure 3a). A common gate/source terminal structure (see Figure 3b]) shall not be used.



**Key**

- G gate terminal;
- S source terminal;
- D drain terminal;
- B substrate terminal.

**Figure 3 – Connection between MOSFET electrodes and external terminals**


The well terminal used during stress/measurement shall be at the same bias conditions as in operation (typically  $V_W = 0$  if bulk). To minimize parasitic voltage drops between the probe pads and the device terminals ( $V_{device}$ ), the wiring resistances ( $R_W$ ) from the probe pads to the device gate, source, drain, and well are selected such that the voltage drop ( $I \times R_W$ ) is less than 1 %  $V_{device}$ .

### 5.1.5 Wafer process

It is strongly recommended that the steps of the wafer process, such as impurity concentration, thermal treatment, wiring process, be identical to those required by the targeted technology. The impact of process damage can be mitigated when the multi-layered metallization process is simplified for sample preparation. It is necessary to carefully consider the result.

## 5.2 Antenna protection diode

According to the design manual, an antenna protection diode shall be added to the gate electrode (see Figure 4) to avoid antenna damage. However, if it is necessary to consider RC delay for fast BTI measurement, unnecessary or excessive antenna protection diode should not be implemented. Drain current should be measured to an accuracy better than 0,2 %. Owing to the transient effect of switching the drain voltage, the time-constant at the input of the instrument used to measure very low levels of drain current should be taken into consideration when the measurement duration is very short. Sensitivity to possible stray voltages should also be considered.



#### Key

Components	Terminals
K1 MOSFET	G gate terminal
K2 protection diode	S source terminal
	D drain terminal
	B substrate terminal

**Figure 4 – Example of antenna protection circuit for BULK process**

### 5.3 Number of samples

Depending on the measured variability of the BTI shifts for a given device, an adequate sample size is required to achieve an assumed statistical confidence level, see Annex B. A minimum of four samples is recommended for each test condition for a large channel width (recommended in 5.1.3).