


INTERNATIONAL STANDARD

NORME INTERNATIONALE



**Circuit boards and circuit board assemblies – Design and use –
Part 6-1: Land pattern design – Generic requirements for land pattern on
circuit boards**

**Cartes imprimées et cartes imprimées équipées – Conception et utilisation –
Partie 6-1: Conception de la zone de report – Exigences génériques pour la zone
de report sur les cartes imprimées**





THIS PUBLICATION IS COPYRIGHT PROTECTED
Copyright © 2021 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'IEC ou du Comité national de l'IEC du pays du demandeur. Si vous avez des questions sur le copyright de l'IEC ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de l'IEC de votre pays de résidence.

IEC Central Office
3, rue de Varembe
CH-1211 Geneva 20
Switzerland

Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC online collection - oc.iec.ch

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 000 terminological entries in English and French, with equivalent terms in 18 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

A propos de l'IEC

La Commission Electrotechnique Internationale (IEC) est la première organisation mondiale qui élabore et publie des Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

A propos des publications IEC

Le contenu technique des publications IEC est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

Recherche de publications IEC -

webstore.iec.ch/advsearchform

La recherche avancée permet de trouver des publications IEC en utilisant différents critères (numéro de référence, texte, comité d'études, ...). Elle donne aussi des informations sur les projets et les publications remplacées ou retirées.

IEC online collection - oc.iec.ch

Découvrez notre puissant moteur de recherche et consultez gratuitement tous les aperçus des publications. Avec un abonnement, vous aurez toujours accès à un contenu à jour adapté à vos besoins.

IEC Just Published - webstore.iec.ch/justpublished

Restez informé sur les nouvelles publications IEC. Just Published détaille les nouvelles publications parues. Disponible en ligne et une fois par mois par email.

Electropedia - www.electropedia.org

Le premier dictionnaire d'électrotechnologie en ligne au monde, avec plus de 22 000 articles terminologiques en anglais et en français, ainsi que les termes équivalents dans 16 langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International (IEV) en ligne.

Service Clients - webstore.iec.ch/csc

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions contactez-nous: sales@iec.ch.

INTERNATIONAL STANDARD

NORME INTERNATIONALE



**Circuit boards and circuit board assemblies – Design and use –
Part 6-1: Land pattern design – Generic requirements for land pattern on
circuit boards**

**Cartes imprimées et cartes imprimées équipées – Conception et utilisation –
Partie 6-1: Conception de la zone de report – Exigences génériques pour la zone
de report sur les cartes imprimées**

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

COMMISSION
ELECTROTECHNIQUE
INTERNATIONALE

ICS 31.180; 31.190

ISBN 978-2-8322-9443-7

**Warning! Make sure that you obtained this publication from an authorized distributor.
Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.**

CONTENTS

FOREWORD.....	4
INTRODUCTION.....	6
1 Scope.....	7
2 Normative references	7
3 Terms and definitions	7
4 Design requirements.....	10
4.1 General.....	10
4.2 Product classification	10
4.3 General surface mount land and land pattern requirements.....	11
4.4 Component packages and soldering process	11
4.5 Soldering surface requirements.....	11
4.5.1 Main soldering techniques	11
4.5.2 Reflow soldering.....	11
4.5.3 Reflow soldering of leaded components.....	12
4.5.4 Wave soldering of surface mounted components	12
4.5.5 Wave soldering of through-hole mounted components	14
4.6 Soldering surface definition techniques	15
4.6.1 General.....	15
4.6.2 Metal defined lands	15
4.6.3 Solder mask defined lands	15
4.6.4 Comparison of solder mask defined and non solder mask defined solderable surfaces	16
5 Component classification.....	16
5.1 General.....	16
5.2 Leaded components.....	16
5.3 Surface mount components.....	17
6 The proportional dimensioning system.....	17
7 Terminal classification	18
7.1 Leaded terminals	18
7.2 Surface mount terminals	18
7.2.1 Terminal classes.....	18
7.2.2 Flat bottom terminals	18
7.2.3 General land requirements for flat bottom terminals.....	19
7.2.4 Flat bottom and vertical side terminals.....	19
7.2.5 General land requirements for flat bottom and vertical side terminals	20
8 Requirements for lands of solder joints.....	20
8.1 Land/Pad dimensioning considerations of leaded terminals.....	20
8.2 Land dimensioning considerations of surface mount terminals	20
Annex A (informative) Dimensioning concept of former IEC 61188-5-1.....	21
A.1 Dimensioning systems	21
A.1.1 General	21
A.1.2 Component tolerancing.....	22
A.1.3 Solving for dimension Z	25
A.1.4 Land tolerancing.....	25
A.1.5 Fabrication allowances	25
A.1.6 Assembly tolerancing.....	26

A.1.7	Dimension and tolerance analysis.....	27
Annex B (informative)	History of land dimensioning standards	29
B.1	IPC-782	29
B.2	IEC 61188-5 series	29
B.3	IPC-7351	29
Bibliography	30
Figure 1	– Component placed on solder paste	12
Figure 2	– Component glued for wave soldering.....	13
Figure 3	– Wave soldered component with solder thieves	14
Figure 4	– Solder joint of a leaded component	15
Figure 5	– Leaded component – Capacitor.....	17
Figure 6	– Surface mount component – Chip capacitor	17
Figure 7	– Flat bottom terminals with wettable flanks	18
Figure A.1	– Profile tolerancing method	21
Figure A.2	– Example of 3216M capacitor dimensioning for optimum solder fillet condition	22
Figure A.3	– Profile dimensioning of gull-wing leaded SOIC	23
Figure A.4	– Pitch for multiple leaded component	28
Table 1	– Flat bottom terminals.....	19
Table 2	– Flat bottom/vertical side terminals.....	19
Table A.1	– Conductor width tolerances.....	26
Table A.2	– Feature location accuracy.....	26

ITeH STANDARD PREVIEW

(standards.iteh.ai)

IEC 61188-6-1:2021

<https://standards.iteh.ai/catalog/standards/sist/3ef96f-c6eb-4ec4-8990-b21846f76713/iec-61188-6-1-2021>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

CIRCUIT BOARDS AND CIRCUIT BOARD ASSEMBLIES – DESIGN AND USE –

Part 6-1: Land pattern design – Generic requirements for land pattern on circuit boards

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 61188-6-1 has been prepared by IEC technical committee 91: Electronics assembly technology. It is an International Standard.

This first edition cancels and replaces the first edition of IEC 61188-5-1 published in 2002, and constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) The content is completely updated to reflect current industry requirements. See Introduction.

The text of this International Standard is based on the following documents:

Draft	Report on voting
91/1636/CDV	91/1671/RVC

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/standardsdev/publications.

A list of all parts in the IEC 61188 series, published under the general title *Circuit boards and circuit board assemblies – Design and use*, can be found on the IEC website.

Future documents in this series will carry the new general title as cited above. Titles of existing documents in this series will be updated at the time of the next edition.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

INTRODUCTION

Explanation why the following standards will be replaced by the new IEC 6188-6 series:

IEC 61188-5-1:2002, *Printed boards and printed board assemblies – Design and use – Part 5-1: Attachment (land/joint) considerations – Generic requirements*

IEC 61188-5-2:2003, *Printed boards and printed board assemblies – Design and use – Part 5-2: Attachment (land/joint) considerations – Discrete components*

IEC 61188-5-3:2007, *Printed boards and printed board assemblies – Design and use – Part 5-3: Attachment (land/joint) considerations – Components with gull-wing leads on two sides*

IEC 61188-5-4:2007, *Printed boards and printed board assemblies – Design and use – Part 5-4: Attachment (land/joint) considerations – Components with J leads on two sides*

IEC 61188-5-5:2007, *Printed boards and printed board assemblies – Design and use – Part 5-5: Attachment (land/joint) considerations – Components with gull-wing leads on four sides*

IEC 61188-5-6:2003, *Printed boards and printed board assemblies – Design and use – Part 5-6: Attachment (land/joint) considerations – Chip carriers with J-leads on four sides*

IEC 61188-5-8:2007, *Printed board and printed board assemblies – Design and use – Part 5-8: Attachment (land/joint) considerations – Area array components (BGA, FBGA, CGA, LGA)*

Content is mostly equivalent to IPC-782A with Amendments 1 and 2, which was replaced in 2002 by IPC-7351. The component spectrum and pitch levels have dramatically increased since publication of the IEC 61188-5 (all parts) and the dimensioning concept does no longer fulfil the mounting and soldering requirements.

ITEH STANDARD PREVIEW
(standards.iteh.ai)
IEC 61188-6-1:2021
<https://standards.iteh.ai/catalog/standards/sist/3c1191af-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021>

CIRCUIT BOARDS AND CIRCUIT BOARD ASSEMBLIES – DESIGN AND USE –

Part 6-1: Land pattern design – Generic requirements for land pattern on circuit boards

1 Scope

This part of IEC 61188 specifies the requirements for soldering surfaces on circuit boards. This includes lands and land pattern for surface mounted components and also solderable hole configurations for through-hole mounted components. These requirements are based on the solder joint requirements of the IEC 61191-1, IEC 61191-2, IEC 61191-3 and IEC 61191-4.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

iTeh STANDARD PREVIEW
(standards.iteh.ai)

IEC 60194, *Printed board design, manufacture and assembly – Terms and definitions*

IEC 61191-1, *Printed board assemblies – Part 1: Generic specification – Requirements for soldered electrical and electronic assemblies using surface mount and related assembly technologies*

<https://standards.iteh.ai/catalog/standards/sist/3cf19faf-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021>

IEC 61191-2:2017, *Printed board assemblies – Part 2: Sectional specification – Requirements for surface mount soldered assemblies*

IEC 61191-3, *Printed board assemblies – Part 3: Sectional specification – Requirements for through-hole mount soldered assemblies*

IEC 61191-4, *Printed board assemblies – Part 4: Sectional specification – Requirements for terminal soldered assemblies*

IEC 61760-3, *Surface mounting technology – Part 3: Standard method for the specification of components for through hole reflow (THR) soldering*

3 Terms and definitions

For the purposes of this document, the terms and definitions given in IEC 60194, and the following apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

3.1 assembly

number of parts, subassemblies or combinations thereof joined together

Note 1 to entry: This term can be used in conjunction with other terms listed herein, for example, "printed board assembly".

[SOURCE: IEC 60194:2015, 80.1327, modified – The second term "assembled board" has been removed.]

3.2 annular ring

portion of conductive material that completely surrounds a hole

3.3 basic dimension

numerical value used to describe the theoretical exact location of a feature or hole

Note 1 to entry: it is the basis from which permissible variations are established by tolerance on other dimensions in notes or by feature-control symbols.

[SOURCE: IEC 60194-1:2021, 3.2.24, modified – In the definition "for example a hole" has been replaced by "or hole".]

3.4 castellation

recessed metallised feature on the edge of a leadless chip carrier that is used to interconnect conducting surfaces or planes within or on the chip carrier

[SOURCE: IEC 60194-1:2021, 3.3.17] [IEC 61188-6-1:2021](https://standards.iteh.ai/catalog/standards/sist/3cf19faf-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021)

<https://standards.iteh.ai/catalog/standards/sist/3cf19faf-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021>

3.5 component

individual part or combination of parts that, when together, perform (a) design function(s)

Note 1 to entry: See also "discrete component" in 3.4.17 of IEC 60194-2:2017.

[SOURCE: IEC 60194-2:2017, 3.3.19]

3.6 land

portion of a conductive pattern usually, but not exclusively, used for the connection and/or attachment of components

3.7 land pattern footprint

combination of lands that is used for the mounting, interconnection and testing of a particular component

Note 1 to entry: Land pattern is also known as "footprint".

[SOURCE: IEC 60194-1:2021, 3.12.9]

3.8 nominal dimension

dimension that is between the maximum and minimum size of a feature (the tolerance on a nominal dimension gives the limits of variation of a feature size)

**3.9
plated through-hole
PTH**

hole with plating on its walls that makes an electrical connection between conductive patterns on internal layers, external layers, or both, of a printed board

[SOURCE: IEC 60194-1, 3.16.72, modified – The figure has been removed.]

**3.10
printed board
PB**

completely processed printed circuit and printed wiring configurations

Note 1 to entry: This includes single-sided, double-sided and multilayer boards with rigid, flexible, and rigid-flex base materials.

Note 2 to entry: "Printed board" is a general term.

[SOURCE: IEC 60194-2:2017, 3.16.23, modified – The second term "board" has been removed as well as the admitted terms "card" and "circuit card.]

**3.11
registration**

degree of conformity of the position of a pattern (or portion thereof), a hole, or other feature to its intended position on a product

[SOURCE: IEC 60194-1:2021, 3.18.28]

**3.12
soldering surface**

solderable metallized surfaces on circuit boards

[IEC 61188-6-1:2021](https://standards.iteh.ai/catalog/standards/sist/3cf19faf-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021)

<https://standards.iteh.ai/catalog/standards/sist/3cf19faf-c6eb-4cc4-8990-bed846f76713/iec-61188-6-1-2021>

Note 1 to entry: This includes lands, annular rings and solderable surfaces of plated through-holes.

**3.13
SOIC
small outline integrated circuit
surface-mount technology
SMT**

technology where electrical connection of components is made to the surface of a conductive pattern of a printed board and does not utilize component lead holes

**3.14
terminal**
connection element of an electronic component**3.15
through-hole technology
THT**

assembly process for mounting component packages where leads are passed through supported (plated-through) or unsupported (bare) holes in an interconnection substrate

**3.16
via**

plated through-hole that is used as an interlayer connection, but in which there is no intention to insert a component lead or other reinforcing material

Note 1 to entry: See also "blind via" and "buried via" in 3.2.57 and 3.2.118 of IEC 60194-1:2021.

[SOURCE: IEC 60194-1:2021, 3.22.15]

4 Design requirements

4.1 General

Although soldering surfaces are dimensionally defined and since they are a part of the printed board circuitry geometry, they are subject to the producibility requirements and are influenced by tolerances associated with plating, etching, assembly or other conditions. The producibility aspects also pertain to the use of solder mask and legend printing and the registration required between the solder mask and the conductor patterns. The smaller the component dimensions, the more is producibility influenced by solder mask and silkscreen thickness. For circuit boards with component packages size 1005M (0402 imperial size) and smaller, legend printing should be avoided because it can have detrimental effects on solder paste printing.

This document assumes that the land pattern follows the principle that under nominal conditions, the overlap of the component termination and the corresponding soldering land will be complete.

The dimensions used for component descriptions shall be taken from standards developed by industrial and/or standards bodies. Designers should refer to these standards for additional or specific component package dimensions. When packages are not standardized, manufacturer datasheets are the foundation for dimensioning.

NOTE 1 For a comprehensive description of the given circuit board and for achieving the best possible solder joints to the devices assembled, the whole set of design elements includes, in addition to the land pattern definition:

- solder mask;
- copper foil thickness;
- plating thickness;
- solder paste stencil;
- clearance between adjacent components;
- clearance between bottom of component and PCB surface, if relevant;
- keep-out areas, if relevant;
- suitable rules for adhesive applications.

All of these design elements are commonly defined for the mounting conditions. This standard is limited to defining requirements for land patterns and includes recommendations for clearances between adjacent components and for other design elements.

NOTE 2 Heat dissipation aspects have not been taken into account in this document.

Heavier components (greater mass per land) require larger lands or annular rings. In some cases, the lands shown in the standard may not be large enough; in these cases, consideration of additional measures like gluing can be necessary.

The preferred land form should be rectangular with rounded corners. The area of the smallest circumscribed rectangle shall be equal to that of one land with straight corners.

4.2 Product classification

The IEC standard on soldering requirements (see IEC 61191-1) recognizes that electrical and electronic assemblies are subject to classifications by intended end-item use. Three general end-product types have been established to reflect differences in producibility, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of equipment between types.

The user of the assemblies is responsible for determining the performance type of the product. The purchase contract shall specify the product type required and indicate any exceptions or additional requirements to the parameters, where appropriate.

Products are divided into levels A, B and C according to IEC 61191-1.

– LEVEL A: General electronic products

Includes consumer products, some computers and computer peripherals, and hardware suitable for applications where the major requirement is functionality of the completed assembly.

– LEVEL B: Dedicated service electronic products

Includes communications equipment, sophisticated business machines, and instruments where high performance and extended life is required, and for which uninterrupted service is desired but not mandatory. Typically the end-use environment would not cause failures.

– LEVEL C: High-performance electronic products

Includes all equipment where continued performance or performance-on-demand is mandatory. Equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment shall function when required, such as life support systems and other critical systems.

4.3 General surface mount land and land pattern requirements

The land pattern for components on circuit boards have to be dimensioned in such a way that, regardless of the type of termination, a sufficient wettable surface on the circuit board is provided to form a reliable solder joint during the soldering process, whatever the soldering technique. This applies to the same extent to surface mounted components as to through-hole components.

4.4 Component packages and soldering process

The circuit designer selects electronic components that fulfill the electrical requirements of the end product. With the components, the circuit designer also selects the component package with the terminals that allow to connect the components to the circuit board. Depending on the type of terminal, the possible soldering process is also determined. For good manufacturability, it is very important that the circuit designer knows the relationship between component packages and the possible soldering methods.

4.5 Soldering surface requirements


4.5.1 Main soldering techniques

Each soldering process has its own requirements for the soldering surfaces. The two main soldering techniques are reflow soldering and several types of wave soldering. The main differences between both methods is the available amount of solder and the possibility of components to move during reflow soldering.

Due to the process characteristics of both soldering techniques, different land dimensions are required to form reliable solder joints and accurate placement of components after soldering.

4.5.2 Reflow soldering

Reflow soldering is the main soldering technique for soldering of surface mounted components. First solder paste is deposited to solderable surfaces of the circuit board and after that the components are placed on the solder paste. See Figure 1.



IEC

Figure 1 – Component placed on solder paste

Typically, the components are only fixed by the stickiness of the flux. That is the reason why the components are swimming on the liquid solder during soldering and can be moved by the wetting forces of the solder.

[IEC 61188-6-1:2021](#)

The dimensions of the soldering surfaces for reflow soldering on the circuit board are critical:

- if the land is too small, the amount of solder may be insufficient to form a reliable solder joint;
- if the land is too large, the wetting forces may move the component in one direction, which can cause displacement to the extent of an open solder joint occurring;
- if the land is too large and the wetting forces on the vertical side of the terminal are greater than on the bottom side, the component can be lifted by torque, leading to tombstoning and an open solder joint.
- if the finished land sizes on the circuit board are different for both terminals of the component, this imbalance also can cause tombstoning

4.5.3 Reflow soldering of leaded components

The process of reflow soldering of leaded components is called “through-hole reflow” or sometimes also “pin in paste”. In this process, special requirements shall be met with regard to the temperature resistance of components and the required volume of solder paste. The circuit board designer has to select components carefully depending on the type of solder paste used for reflow soldering. IEC 61760-3 shall be applied. Special care is required to apply enough solder paste to fill the hole around the component pins and form a reliable solder joint.

4.5.4 Wave soldering of surface mounted components

During wave soldering, the surface mounted components shall be fixed by glue because they are attached on the bottom surface of the circuit board. See Figure 2.

The board is then moved, face down, through the solder wave and the components are soldered.

There are only a limited number of surface mounted packages that can be wave soldered. The circuit board designer shall check the manufacturer datasheets concerning soldering process limitations.

For chip components smaller than 1608M (0603 imperial) and integrated circuits with pitches less than 1,27 mm (50 mil imperial) wave soldering is not recommended.

In contrast to reflow soldering, the available solder volume compared to the required solder volume to form a reliable solder joint is nearly unlimited. Additionally, as the components are glued and cannot move, there is no risk that the lands are too large.

To avoid solder bridges, components shall be placed at a safe distance from each other.



IEC

Figure 2 – Component glued for wave soldering

Chip components should be placed parallel to the solder wave, integrated circuits like SO-packages with gullwing terminals should be placed parallel to the board transport direction and should be equipped with solder thieves. See Figure 3.