



Edition 1.0 2021-08

INTERNATIONAL STANDARD



Printed electronic**s** Feh STANDARD PREVIEW Part 503-3: Quality assessment – Measuring method of contact resistance for the printed thin film transistor – Transfer length method

<u>IEC 62899-503-3:2021</u> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-9e94-49618224174a/iec-62899-503-3-2021





THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2021 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland

Tel.: +41 22 919 02 11 info@iec.ch www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-9e94-49618224174a/iec-62899-503-3-2021

IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email. **I I en**

(IEV) online. IEC Customer Service Centre - webstore iec ch/csc If you wish to give us your feedback on this publication or ds.iteh.ai need further assistance, please contact the Customer Service Centre: sales@iec.ch. IEC 62899-503-3:2021

IEC online collection - oc.iec.ch

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 000 terminological entries in English and French, with equivalent terms in 18 additional languages. Also known as the International Electrotechnical Vocabulary





Edition 1.0 2021-08

INTERNATIONAL STANDARD



Printed electronicis Teh STANDARD PREVIEW

Part 503-3: Quality assessment – Measuring method of contact resistance for the printed thin film transistor – Transfer length method

<u>IEC 62899-503-3:2021</u> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-9e94-49618224174a/iec-62899-503-3-2021

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 29.045; 31.080.30

ISBN 978-2-8322-1013-8

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

FOREWORD	3
INTRODUCTION	5
1 Scope	6
2 Normative references	6
3 Terms and definitions	6
4 Symbols and abbreviated terms	7
5 Measuring method of contact resistance	8
5.1 General	8
5.2 Preparation of TEGs	8
5.3 Measuring apparatus	
5.4 Environmental conditions and storage	
5.5 Measuring procedure	
5.6 Data analysis	
5.6.1 Calculation procedure of normalized resistances for each TEG	
5.6.2 Derivation procedure of contact resistance (R_{C})	
5.7 Report	11
Annex A (informative) Examples of sets of source and drain electrodes layouts in a	12
TEG	13
(standards.iteh.ai)	10
Figure 1 – Schematic structure of printed thin film transistors (TFTs)	7
Figure 2 – Measurement configuration/catalog/standards/sist/7d765035-5531-4456	8
Figure 3 – Example of plots of the total resistance R Versus the distance between the source and drain electrode (channel length) L	10
Figure A.1 – Example of a set of source and drain electrodes in a TEG	12

INTERNATIONAL ELECTROTECHNICAL COMMISSION

PRINTED ELECTRONICS -

Part 503-3: Quality assessment – Measuring method of contact resistance for the printed thin film transistor – Transfer length method

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62899-503-3 has been prepared by IEC technical committee 119: Printed Electronics.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
119/359/FDIS	119/368/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/standardsdev/publications.

A list of all parts in the IEC 62899 series, published under the general title *Printed electronics*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

iTeh STANDARD PREVIEW (standards.iteh.ai) <u>IEC 62899-503-3:2021</u> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-

9e94-49618224174a/iec-62899-503-3-2021

INTRODUCTION

In a thin film transistor (TFT), contact resistance occurs at the contacting interfaces at the gate, source and drain electrodes, and the TFT semiconductor layer. While contact resistance is negligible at the gate electrode, it reduces the effective voltage applied to the source and drain electrodes. Therefore, the evaluation of the contact resistance can provide important insights related to the performance characteristics of printed TFTs. Especially for printed electronics, the contact resistance varies with the employed materials, printing processes and the time series variation because the interface is made of simple contact obtained by additive manufacturing instead of a junction obtained by vacuum deposition and etching processes. Thus, the performance of printed TFTs is greatly influenced by the value of contact resistance. A change of the contact resistance is therefore considered to be a key factor for a proper interpretation of performance, lifetime, and reliability of a printed TFT.

To determine the contact resistance, several techniques, including but not limited to twoterminal contact method, four-terminal contact method, six-terminal contact method, transfer length method, and scanning probe potentiometer technique can be used. The transfer length method (TLM) in particular has a practical advantage because the supplier can test discrete devices, which have the same structure as the original printed TFT, on a common substrate simultaneously. Furthermore, the TLM is cost-effective because the user can measure the apparent contact resistance without using expensive equipment. Therefore, by using TLM, the supplier and the user can exchange the important parameter of the TFT that is contact resistance for reliability assessment as a part of their supply chain service.

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>IEC 62899-503-3:2021</u> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-9e94-49618224174a/iec-62899-503-3-2021

PRINTED ELECTRONICS -

- 6 -

Part 503-3: Quality assessment – Measuring method of contact resistance for the printed thin film transistor – Transfer length method

1 Scope

This part of IEC 62899 specifies a measuring method of contact resistance for printed thin film transistors (TFTs) by the transfer length method (TLM). The method requires the fabrication of a test element group (TEG) with varying channel length (L) between source and drain electrodes. The method is intended for quality assessment of TFT electrode contacts and is suited for determining whether the contact resistance lies within a desired range.

2 Normative references

There are no normative references in this document.

3 Terms and definitions

For the purposes of this document, the following terms and definitions apply. (standards.iteh.ai)

ISO and IEC maintain terminological databases for use in standardization at the following addresses: IEC 62899-503-3:2021

- IEC Electropedia: available at http://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-
- ISO Online browsing platform: available at http://www.iso.org/obp

3.1


contact resistance

R_c


<printed thin film transistor> resistance at the interface between an electrode and the semiconductor layer in a printed thin film transistor

Note 1 to entry: The resistance of the interface in this document involves not only the contacting area between the electrode and the semiconductor layer but also the semiconductor layer between the contacting area to electrode and the channel area for the "bottom-gate and top-contact" and "top-gate and bottom contact" devices shown in Figure 1, respectively.

IEC 62899-503-3:2021 © IEC 2021 - 7 -



(a) 'bottom-gate and top-contact' device





Key

- S source electrode
- D drain electrode
- G gate electrode
- L distance between source and drain electrodes, i.e. channel length

Figure 1 – Schematic structure of printed thin film transistors (TFTs)

3.2 drain voltage

V_d voltage which is applied between the drain electrode and source terminal (ground) of the transistor (standards.iteh.ai)

3.3

gate voltage

<u>IEC 62899-503-3:2021</u> https://standards.iteh.ai/catalog/standards/sist/7d765035-5531-4456-9e94-49618224174a/iec-62899-503-3-2021

 V_{g} $_{9c94-49618224174a/iec-62899-503-3-2021}$ voltage which is applied between the gate electrode and source terminal (ground) of the transistor

3.4 transfer length method

TLM

method to determine R_c by the preparation of sets of thin film transistors and measurements of resistances for each transistor with their variation of distances between source and drain, i.e. channel length L

Note 1 to entry: This method is applied in the linear regime of the TFT, which is defined as $|V_d| < |V_q| < |V_d| > |V_t|$.

3.5

pinch-off voltage voltage at which $|V_d| = |V_g| - |V_t|; |V_g| > |V_t|$

4 Symbols and abbreviated terms

For the purposes of this document, the following symbols and abbreviated terms apply.


- *R*_c contact resistance
- TFT thin film transistor
- TEG test element group (TFT device prepared for estimation of R_c)
- TLM transfer length method
- V_d drain voltage

- V_{g} gate voltage
- V_{f} threshhold voltage

5 Measuring method of contact resistance

5.1 General

Total resistance from the source to the drain consists of two resistances, namely, the semiconductor channel resistance and the source and drain contacts' resistance. In the TLM method, the contact resistance is expressed by extrapolation of the total resistance for TFTs with different source-drain channel lengths L to L = 0, which eliminates the semiconductor channel resistance and yields the contacts' resistance as the y-intercept. The schematic diagram for the measurement of the contact resistance is shown in Figure 2. Clause 5 specifies the preparation of the TEGs, the measuring apparatus, the measuring procedure and the reporting items. Individual measuring conditions and reporting items may be decided by agreement between supplier and customer.



- Key
- S source electrode
- D drain electrode
- G gate electrode

Figure 2 – Measurement configuration

5.2 **Preparation of TEGs**

The supplier of the printed TFTs prepares the TEGs for the measurement of the contact resistance of printed TFTs which have been used in the manufacture of electronic assemblies or circuits.

TEGs shall be fabricated using the same materials and device architecture as the TFTs to be characterised and shall be prepared on the same substrate. TEGs might be prepared on a different substrate when it is extremely difficult for the supplier to produce such TEGs or for the user to measure their electronic properties.

The cross-sectional structure of a TEG which includes materials, thickness, deposition processes of each device components such as source electrode, drain electrode, gate electrode, semiconductor, insulator, encapsulation/protection, and other transistor elements shall be the same as used in the evaluated TFT.

The semiconductor shall cover the whole channel area (made of width W and length L). The gate electrode shall cover the whole channel area.

A set of TEGs shall include four or more TEGs which have different distances (i.e. channel lengths L) between source and drain electrodes, as shown in Figure A.1 (see Annex A).