



Edition 1.0 2022-07

INTERNATIONAL STANDARD

Semiconductor devices – Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices – Part 4: Procedure for identifying and evaluating defects using a combined method of optical inspection and photoluminescence

<u>IEC 63068-4:2022</u> https://standards.iteh.ai/catalog/standards/sist/2e0744dd-44f1-4e03-8111-92db8f98de3c/iec-63068-4-2022





THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2022 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Secretariat 3, rue de Varembé CH-1211 Geneva 20 Switzerland

Tel.: +41 22 919 02 11 info@iec.ch www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 300 terminological entries in English and French, with equivalent terms in 19 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.







Edition 1.0 2022-07

INTERNATIONAL STANDARD

Semiconductor devices – Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices – Part 4: Procedure for identifying and evaluating defects using a combined method of optical inspection and photoluminescence

EC 63068-4:2022

https://standards.iteh.ai/catalog/standards/sist/2e0744dd-44f1-4e03-8111-92db8f98de3c/iec-63068-4-2022

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 31.080.99

ISBN 978-2-8322-4307-7

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

FOREWORD	4
INTRODUCTION	6
1 Scope	7
2 Normative references	7
3 Terms and definitions	7
4 Principle	7
5 Requirements	8
5.1 General	8
5.2 Parameter settings	9
5.2.1 General	9
5.2.2 Parameter setting process	10
5.3 Procedure	10
5.4 Image evaluation	10
5.4.1 General	10
5.4.3 Evaluation process	11
5.5 Precision	11
5.6 Test report	11
5.6.1 Mandatory elements	11
5.6.2 Optional elements	12
Annex A (informative) Optical inspection and photoluminescence images of defects	13
A.1 General	13
A.2 Micropipe	13
A.3 TSD	14
A.4 TED	15
A.5 BPD	16
A.6 Scratch trace	17 10
A.7 Stacking fault	10
A 9 Stacking fault complex	20
A.10 Polytype inclusion	21
A.11 Particle inclusion	22
A.12 Bunched-step segment	23
A.13 Surface particle	25
Figure A.1 – Micropipe	14
Figure A.2 – TSD	15
Figure A.3 – TED	16
Figure A.4 – BPD	17
Figure A.5 – Scratch trace	18
Figure A.6 – Stacking fault	19
Figure A.7 – Propagated stacking fault	20
Figure A.8 – Stacking fault complex	21
Figure A.9 – Polytype inclusion	22
Figure A.10 – Particle inclusion	23

IEC 63068-4:2022 © IEC 2022	- 3 -	
Figure A.11 – Bunched-step segment		24
Figure A.12 – Surface particle		25
Table 1 – Combination table for identi	fying defects	8

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>IEC 63068-4:2022</u> https://standards.iteh.ai/catalog/standards/sist/2e0744dd-44f1-4e03-8111-92db8f98de3c/iec-63068-4-2022 - 4 -

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES – NON-DESTRUCTIVE RECOGNITION CRITERIA OF DEFECTS IN SILICON CARBIDE HOMOEPITAXIAL WAFER FOR POWER DEVICES –

Part 4: Procedure for identifying and evaluating defects using a combined method of optical inspection and photoluminescence

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 63068-4 has been prepared by IEC technical committee 47: Semiconductor devices. It is an International Standard.

The text of this International Standard is based on the following documents:

Draft	Report on voting	
47/2751/CDV	47/2768/RVC	

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

A list of all parts in the IEC 63068 series, published under the general title *Semiconductor devices* – *Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

IEC 63068-4:2022

https://standards.iteh.ai/catalog/standards/sist/2e0744dd-44f1-4e03-8111-92db8f98de3c/iec-63068-4-2022

INTRODUCTION

Results of evaluating defects on silicon carbide homoepitaxial wafer by a single test method using optical inspection or photoluminescence often depends on examined wafer conditions such as surface morphology and spatial variation of impurity concentration, and thus need human visual confirmation of the results after inspection using equipment. The procedure described in this part of IEC 63068 uses a combined method of optical inspection and photoluminescence and can yield more accurate and reproducible results of defect recognition compared to when a single test method is used.

iTeh STANDARD PREVIEW (standards.iteh.ai)

IEC 63068-4:2022

https://standards.iteh.ai/catalog/standards/sist/2e0744dd-44f1-4e03-8111-92db8f98de3c/iec-63068-4-2022

SEMICONDUCTOR DEVICES – NON-DESTRUCTIVE RECOGNITION CRITERIA OF DEFECTS IN SILICON CARBIDE HOMOEPITAXIAL WAFER FOR POWER DEVICES –

Part 4: Procedure for identifying and evaluating defects using a combined method of optical inspection and photoluminescence

1 Scope

This part of IEC 63068 provides a procedure for identifying and evaluating defects in as-grown 4H-SiC (Silicon Carbide) homoepitaxial wafer by systematically combining two test methods of optical inspection and photoluminescence (PL). Additionally, this document exemplifies optical inspection and PL images to enable the detection and categorization of defects in SiC homoepitaxial wafers.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

standards.iten.ai)

IEC 63068-1, Semiconductor devices – Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices – Part 1: Classification of defects

IEC 63068-2, Semiconductor devices – Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices – Part 2: Test method for defects using optical inspection

IEC 63068-3, Semiconductor devices – Non-destructive recognition criteria of defects in silicon carbide homoepitaxial wafer for power devices – Part 3: Test method for defects using photoluminescence

3 Terms and definitions

No terms and definitions are listed in this document.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at https://www.electropedia.org/
- ISO Online browsing platform: available at https://www.iso.org/obp

4 Principle

Defects can be more accurately and reproducibly identified by systematically combining two test methods of optical inspection and PL.

A grey scale image (or colour image) is produced from the original digital image of defects on the wafer surface. This image is converted into a binary image. The size and shape of defects are measured, and the distribution and number of defects within a specified area of wafer are calculated.

First, both optical and PL images of defects are captured and transformed into a digital format. Each image is captured via an optical image sensor such as a CCD image sensor. Then, the obtained digital images are processed by manipulating the grey levels of the image. Through a specified scheme of image analysis, the image information is reduced to a set of values which are specific to the detected defects.

5 Requirements

5.1 General

The defects in SiC homoepitaxial wafers, which are defined in IEC 63068-1, shall be identified and evaluated by systematically conducting the two test methods using optical inspection and PL. Visual features pertinent to each defect class, given in Table 1, are acquired from the data sets of the two test methods. The methods for detecting defects using optical inspection and PL shall be carried out under the conditions specified in IEC 63068-2 and IEC 63068-3, respectively. Table 1 shows representative PL data obtained through analysis of images captured by detecting emissions from defects at wavelengths longer than 650 nm. It is noted that contrasts of defects in PL images vary depending on the specifications of homoepitaxial wafers such as doping concentration and surface topology, and the size of observed defects is different between optical inspection method, the shape and size of observed defects are exactly the same as those of defects on the wafer surface, whereas, in the PL method, the size of observed defects is larger than the actual size of defects because excited carriers (electrons and holes) diffuse a relatively long distance in SiC epilayers. None indicates that each test method is not adequate to identify the defect class in target.

Defects that belong to different defect classes but show similar visual features should be evaluated by other test methods such as X-ray topography. Those defects include micropipe, TSD, TED, and particle inclusion.

No	Defect class	Optical inspection	Photoluminescence	Figure
1	Point defect	None	None	None
2	Micropipe	Individual defects exhibiting hexagonal-shaped, round- shaped, linear pits or through- holes	Individual defects exhibiting dark point-shaped contrasts of 30 μm or more in diameter or bundles of multiple bright line-shaped contrasts	A.1
3	TSD	Individual minute defects exhibiting a pit less than 5 μm in diameter They show larger pits than those caused by TEDs on the same test wafer Undetectable if there is no pit formation	Individual defects exhibiting dark point-shaped contrasts less than 30 μm in diameter	A.2

Table 1 – Combination table for identifying defects

No	Defect class	Optical inspection	Photoluminescence	
	IEC 63068-1	IEC 63068-2	IEC 63068-3	Figure
4	TED	Individual minute defects exhibiting a pit less than 2 μm in diameter They show smaller pits than those caused by TSDs on the	Individual defects exhibiting dark point-shaped contrasts less than	A.3
		same test wafer Undetectable if there is no pit formation	25 µm in diameter	
5	BPD	None	Individual defects exhibiting bright straight line-shaped or curve-shaped contrasts, and in some cases as those of dark contrasts	A.4
6	Scratch trace	Individual linear defects extending in various direction	Individual defects exhibiting line- shaped contrasts extending in various directions	A.5
7	Stacking fault	Individual planar defects providing faintly-outlined features extending in oblique directions with respect to the off-cut direction	Individual planar defects often exhibiting dark triangle-shaped contrasts	A.6
8	Propagated stacking fault	Individual planar defects providing faintly-outlined features extending in oblique directions with respect to the off-cut direction	Individual planar defects often exhibiting dark trapezoid-shaped contrasts	A.7
9	Stacking fault complex	Individual planar defects providing needle-shaped features extending in the off-cut direction	Individual planar defects exhibiting dark contrasts and/or bright line-shaped contrasts	A.8
https	Polytype inclusion	Individual volume defects providing triangular features expanding in the off-cut direction	Individual volume defects often exhibiting dark triangle-shaped contrasts	3c ^{A.9}
11	Particle inclusion	Individual volume defects exhibiting irregular-shaped structures	Individual volume defects exhibiting circle-shaped contrasts	A.10
12	Bunched-step segment	Individual surface defects exhibiting obtuse triangle-shaped or trapezoid-shaped features expanding in the off-cut direction	None	A.11
13	Surface particle	Individual volume defects providing various shapes and sizes	Individual volume defects exhibiting contrasts of various shapes and sizes	A.12
14	The others	None	None	None

5.2 Parameter settings

5.2.1 General

Test wafers should be compared with reference wafers. Both optical inspection and PL images should be compared with those acquired from the same reference wafers.

The purpose of parameter settings is to fix the image capturing parameters in such a way that image analysis will be possible to identify the defects in test wafers by using reference wafers. A visual comparison is performed to confirm the correspondence between the reference wafers and test wafers with regard to the detected defects.

The reference wafers should be as similar as possible to the test wafers on the structure, specification, defect class, and defect size; thus, it is desirable to prepare both the reference wafers and the test wafers in the same laboratory or factory, using the same equipment and process.

5.2.2 Parameter setting process

Parameter settings should be executed as described below using a set of reference wafers.

Take an image of each defect on a test wafer using selected imaging systems. The images of defects on the test wafer should be visually compared with those of reference wafers.

5.3 Procedure

Prepare test wafers for detecting defects as follows:

Create both optical and PL images of the test wafers using the procedures given in IEC 63068-2 and IEC 63068-3, respectively. Once suitable threshold values are established, a digitized image provides, on analysis, feature and contrast pertinent to each defect class.

5.4 Image evaluation

5.4.1 General

In contrast to manual assessment of defects, both test methods can directly determine the size and shape of each detected defect (See Annex A).

The image analysis provides data that identify the positions and types of defects. The edge exclusion of test wafers should be less than 5 mm.

<u> 63068-4:2022</u>

5.4.2 Mean width of planar and volume defects 4dd-44f1-4e03-8111-92db8f98de3c/iec-

With the known thickness of homoepitaxial layer d, in micrometres, and an off-cut angle of 4°, calculate the mean width parallel to the off-cut direction l, in micrometres, of planar and volume defects except particle inclusions and surface particles using the following formula:

$$l = \frac{d}{\tan(4^\circ)}$$

For example, values of the mean width l of defects for 10 μ m- and 30 μ m-thickness homoepitaxial layers are approximately 145 μ m and 430 μ m, respectively.

When planar and volume defects are formed in the middle of epitaxial growth, the defect width is less than given by the above formula.