IEC 62530

Edition 3.0 2021-07

INTERNATIONAL STANDARD

IEEE Std 1800™

SystemVerilog – Unified Hardware Design, Specification, and Verification Language

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

THIS PUBLICATION IS COPYRIGHT PROTECTED
Copyright © 2017 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office. Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Central Office
3, rue de Varembé
CH-1211 Geneva 20
Switzerland
Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue
New York, NY 10016-5997
United States of America
stds.info@ieee.org
www.ieee.org

About the IEC
The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications
The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform
The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, …). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished
Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc
If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC online collection - oc.iec.ch
Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org
The world's leading online dictionary on electrotechnology, containing more than 22 000 terminological entries in English and French, with equivalent terms in 18 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

IEC 62530

Edition 3.0 2021-07

INTERNATIONAL STANDARD

IEEE Std 1800™

SystemVerilog – Unified Hardware Design, Specification, and Verification Language

iTeh STANDARD PREVIEW
(standards.iteh.ai)

IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

ICS 25.040.01; 35.060

ISBN 978-2-8322-9977-7

Warning! Make sure that you obtained this publication from an authorized distributor.

® Registered trademark of the International Electrotechnical Commission

Contents

Part One: Design and Verification Constructs

1. Overview 38

1.1 Scope 38
1.2 Purpose 38
1.3 Content summary 38
1.4 Special terms 39
1.5 Conventions used in this standard 39
1.6 Syntactic description 40
1.7 Use of color in this standard 40
1.8 Contents of this standard 41
1.9 Deprecated clauses 44
1.10 Examples 44
1.11 Prerequisites 44

2. Normative references 45

3. Design and verification building blocks 47

3.1 General 47
3.2 Design elements 47
3.3 Modules 47
3.4 Programs 48
3.5 Interfaces 49
3.6 Checkers 50
3.7 Primitives 50
3.8 Subroutines 50
3.9 Packages 50
3.10 Configurations 51
3.11 Overview of hierarchy 51
3.12 Compilation and elaboration 52
3.13 Name spaces 54
3.14 Simulation time units and precision 55

4. Scheduling semantics 59

4.1 General 59
4.2 Execution of a hardware model and its verification environment 59
4.3 Event simulation 59
4.4 Stratified event scheduler 60
4.5 SystemVerilog simulation reference algorithm 65
4.6 Determinism 65
4.7 Nondeterminism 66
4.8 Race conditions 66

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

4.9 Scheduling implication of assignments ... 66
4.10 PLI callback control points ... 68

5. Lexical conventions ... 69

5.1 General ... 69
5.2 Lexical tokens ... 69
5.3 White space ... 69
5.4 Comments ... 69
5.5 Operators ... 69
5.6 Identifiers, keywords, and system names ... 70
5.7 Numbers ... 71
5.8 Time literals ... 76
5.9 String literals ... 76
5.10 Structure literals ... 78
5.11 Array literals ... 79
5.12 Attributes ... 79
5.13 Built-in methods ... 81

6. Data types ... 83

6.1 General ... 83
6.2 Data types and data objects ... 83
6.3 Value set ... 83
6.4 Singular and aggregate types ... 84
6.5 Nets and variables ... 85
6.6 Net types ... 86
6.7 Net declarations ... 97
6.8 Variable declarations ... 100
6.9 Vector declarations ... 102
6.10 Implicit declarations ... 103
6.11 Integer data types ... 104
6.12 Real, shortreal, and realtime data types ... 105
6.13 Void data type ... 105
6.14 Chandle data type ... 105
6.15 Class ... 106
6.16 String data type ... 106
6.17 Event data type ... 112
6.18 User-defined types ... 112
6.19 Enumerations ... 114
6.20 Constants ... 119
6.21 Scope and lifetime ... 126
6.22 Type compatibility ... 128
6.23 Type operator ... 131
6.24 Casting ... 132
6.25 Parameterized data types ... 137

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-c6aa-486a-b390-54282792159e/iec-62530-2021

7. Aggregate data types 139

7.1 General 139
7.2 Structures 139
7.3 Unions 141
7.4 Packed and unpacked arrays 145
7.5 Dynamic arrays 149
7.6 Array assignments 152
7.7 Arrays as arguments to subroutines 153
7.8 Associative arrays 155
7.9 Associative array methods 157
7.10 Queues 161
7.11 Array querying functions 165
7.12 Array manipulation methods 165

8. Classes 170

8.1 General 170
8.2 Overview 170
8.3 Syntax 171
8.4 Objects (class instance) 172
8.5 Object properties and object parameter data 173
8.6 Object methods 174
8.7 Constructors 174
8.8 Typed constructor calls 176
8.9 Static class properties 177
8.10 Static methods 177
8.11 This 177
8.12 Assignment, renaming, and copying 178
8.13 Inheritance and subclasses 180
8.14 Overridden members 180
8.15 Super 181
8.16 Casting 182
8.17 Chaining constructors 182
8.18 Data hiding and encapsulation 183
8.19 Constant class properties 184
8.20 Virtual methods 184
8.21 Abstract classes and pure virtual methods 186
8.22 Polymorphism: dynamic method lookup 187
8.23 Class scope resolution operator :: 187
8.24 Out-of-block declarations 189
8.25 Parameterized classes 191
8.26 Interface classes 194
8.27 Typedef class 203
8.28 Classes and structures 203
8.29 Memory management 204

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

9. Processes ... 205

9.1 General ... 205
9.2 Structured procedures ... 205
9.3 Block statements ... 209
9.4 Procedural timing controls ... 215
9.5 Process execution threads ... 224
9.6 Process control ... 225
9.7 Fine-grain process control ... 229

10. Assignment statements ... 232

10.1 General ... 232
10.2 Overview ... 232
10.3 Continuous assignments ... 233
10.4 Procedural assignments ... 236
10.5 Variable declaration assignment (variable initialization) ... 241
10.6 Procedural continuous assignments ... 241
10.7 Assignment extension and truncation ... 243
10.8 Assignment-like contexts ... 244
10.9 Assignment patterns ... 245
10.10 Unpacked array concatenation ... 249
10.11 Net aliasing ... 252

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

11. Operators and expressions ... 254

11.1 General ... 254
11.2 Overview ... 254
11.3 Operators ... 255
11.4 Operator descriptions ... 259
11.5 Operands ... 279
11.6 Expression bit lengths ... 282
11.7 Signed expressions ... 285
11.8 Expression evaluation rules ... 286
11.9 Tagged union expressions and member access ... 287
11.10 String literal expressions ... 288
11.11 Minimum, typical, and maximum delay expressions ... 290
11.12 Let construct ... 291

12. Procedural programming statements ... 298

12.1 General ... 298
12.2 Overview ... 298
12.3 Syntax ... 298
12.4 Conditional if–else statement ... 299
12.5 Case statement ... 304
12.6 Pattern matching conditional statements ... 309
12.7 Loop statements ... 313
12.8 Jump statements ... 317

13. Tasks and functions (subroutines) ... 319

13.1 General ... 319
13.2 Overview ... 319
13.3 Tasks ... 319
13.4 Functions ... 323
13.5 Subroutine calls and argument passing ... 329
13.6 Import and export functions ... 334
13.7 Task and function names ... 334
13.8 Parameterized tasks and functions ... 334

14. Clocking blocks ... 336

14.1 General ... 336
14.2 Overview ... 336
14.3 Clocking block declaration ... 336
14.4 Input and output skews ... 338
14.5 Hierarchical expressions ... 339
14.6 Signals in multiple clocking blocks ... 340
14.7 Clocking block scope and lifetime ... 340
14.8 Multiple clocking blocks example ... 340
14.9 Interfaces and clocking blocks ... 341
14.10 Clocking block events ... 342
14.11 Cycle delay: ## ... 342
14.12 Default clocking ... 343
14.13 Input sampling ... 344
14.14 Global clocking ... 345
14.15 Synchronous events ... 349
14.16 Synchronous drives ... 349

15. Interprocess synchronization and communication ... 354

15.1 General ... 354
15.2 Overview ... 354
15.3 Semaphores ... 354
15.4 Mailboxes ... 356
15.5 Named events ... 359

16. Assertions ... 364

16.1 General ... 364
16.2 Overview ... 364
16.3 Immediate assertions ... 364
16.4 Deferred assertions ... 367
16.5 Concurrent assertions overview ... 374
16.6 Boolean expressions ... 377
16.7 Sequences ... 378
16.8 Declaring sequences ... 382
16.9 Sequence operations ... 390

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

16.10 Local variables ... 413
16.11 Calling subroutines on match of a sequence ... 419
16.12 Declaring properties ... 420
16.13 Multiclock support ... 446
16.14 Concurrent assertions ... 456
16.15 Disable iff resolution ... 473
16.16 Clock resolution ... 475
16.17 Expect statement ... 481
16.18 Clocking blocks and concurrent assertions ... 482

17. Checkers ... 484

17.1 Overview ... 484
17.2 Checker declaration ... 484
17.3 Checker instantiation ... 487
17.4 Context inference ... 490
17.5 Checker procedures ... 491
17.6 Covergroups in checkers ... 493
17.7 Checker variables ... 494
17.8 Functions in checkers ... 500
17.9 Complex checker example ... 501

18. Constrained random value generation ... 503

18.1 General ... 503
18.2 Overview ... 503
18.3 Concepts and usage ... 503
18.4 Random variables ... 506
18.5 Constraint blocks ... 509
18.6 Randomization methods ... 528
18.7 In-line constraints—randomize() with ... 530
18.8 Disabling random variables with rand_mode() ... 532
18.9 Controlling constraints with constraint_mode() ... 534
18.10 Dynamic constraint modification ... 535
18.11 In-line random variable control ... 535
18.12 Randomization of scope variables—std::randomize() ... 536
18.13 Random number system functions and methods ... 538
18.14 Random stability ... 540
18.15 Manually seeding randomize ... 542
18.16 Random weighted case—randcase ... 543
18.17 Random sequence generation—randsequence ... 544

19. Functional coverage ... 553

19.1 General ... 553
19.2 Overview ... 553
19.3 Defining the coverage model: covergroup ... 554
19.4 Using covergroup in classes ... 556
19.5 Defining coverage points ... 558

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

19.6 Defining cross coverage 569
19.7 Specifying coverage options 578
19.8 Predefined coverage methods 582
19.9 Predefined coverage system tasks and system functions 585
19.10 Organization of option and type_option members 585
19.11 Coverage computation 586

20. Utility system tasks and system functions 591

20.1 General 591
20.2 Simulation control system tasks 592
20.3 Simulation time system functions 592
20.4 Timescale system tasks 594
20.5 Conversion functions 597
20.6 Data query functions 598
20.7 Array query functions 600
20.8 Math functions 603
20.9 Bit vector system functions 604
20.10 Severity tasks 605
20.11 Elaboration system tasks 606
20.12 Assertion control system tasks 608
20.13 Sampled value system functions 614
20.14 Coverage system functions 615
20.15 Probabilistic distribution functions 615
20.16 Stochastic analysis tasks and functions 617
20.17 Programmable logic array modeling system tasks 619
20.18 Miscellaneous tasks and functions 623

21. Input/output system tasks and system functions 624

21.1 General 624
21.2 Display system tasks 624
21.3 File input/output system tasks and system functions 635
21.4 Loading memory array data from a file 645
21.5 Writing memory array data to a file 649
21.6 Command line input 650
21.7 Value change dump (VCD) files 653

22. Compiler directives 674

22.1 General 674
22.2 Overview 674
22.3 `resetall 674
22.4 `include 675
22.5 `define, `undef, and `undefineall 675
22.6 `ifdef, `else, `elsif, `endif, `ifndef 681
22.7 `timescale 684
22.8 `default_nettype 685
22.9 `unconnected_drive and `nounconnected_drive 686

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

22.10 `celldefine and `endcelldefine ... 686
22.11 `pragma ... 686
22.12 `line ... 687
22.13 `__FILE__ and `__LINE__ ... 688
22.14 `begin_keywords, `end_keywords ... 689

Part Two: Hierarchy Constructs

23. Modules and hierarchy ... 696

23.1 General ... 696
23.2 Module definitions ... 696
23.3 Module instances (hierarchy) ... 708
23.4 Nested modules ... 719
23.5 Extern modules ... 720
23.6 Hierarchical names ... 721
23.7 Member selects and hierarchical names ... 725
23.8 Upwards name referencing ... 727
23.9 Scope rules ... 729
23.10 Overriding module parameters ... 731
23.11 Binding auxiliary code to scopes or instances ... 738

iTeh STANDARD PREVIEW
(standards.iteh.ai)

24. Programs ... 742

24.1 General ... 742
24.2 Overview ... 742
24.3 The program construct ... 742
24.4 Eliminating testbench races ... 746
24.5 Blocking tasks in cycle/event mode ... 746
24.6 Programwide space and anonymous programs ... 747
24.7 Program control tasks ... 747

IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

25. Interfaces ... 748

25.1 General ... 748
25.2 Overview ... 748
25.3 Interface syntax ... 749
25.4 Ports in interfaces ... 753
25.5 Modports ... 754
25.6 Interfaces and specify blocks ... 760
25.7 Tasks and functions in interfaces ... 761
25.8 Parameterized interfaces ... 767
25.9 Virtual interfaces ... 769
25.10 Access to interface objects ... 774

26. Packages ... 775

26.1 General ... 775
26.2 Package declarations ... 775

26.3 Referencing data in packages 776
26.4 Using packages in module headers 780
26.5 Search order rules 781
26.6 Exporting imported names from packages 783
26.7 The std built-in package 784

27. Generate constructs 786

27.1 General 786
27.2 Overview 786
27.3 Generate construct syntax 786
27.4 Loop generate constructs 788
27.5 Conditional generate constructs 792
27.6 External names for unnamed generate blocks 795

28. Gate-level and switch-level modeling 797

28.1 General 797
28.2 Overview 797
28.3 Gate and switch declaration syntax 797
28.4 and, nand, nor, or, xor, and xnor gates 803
28.5 buf and not gates 804
28.6 bufif1, bufif0, notif1, and notif0 gates 805
28.7 MOS switches 806
28.8 Bidirectional pass switches 807
28.9 CMOS switches 808
28.10 pullup and pulldown sources 809
28.11 Logic strength modeling 809
28.12 Strengths and values of combined signals 811
28.13 Strength reduction by nonresistive devices 823
28.14 Strength reduction by resistive devices 823
28.15 Strengths of net types 823
28.16 Gate and net delays 824

29. User-defined primitives 828

29.1 General 828
29.2 Overview 828
29.3 UDP definition 828
29.4 Combinational UDPs 832
29.5 Level-sensitive sequential UDPs 833
29.6 Edge-sensitive sequential UDPs 833
29.7 Sequential UDP initialization 834
29.8 UDP instances 836
29.9 Mixing level-sensitive and edge-sensitive descriptions 837
29.10 Level-sensitive dominance 838

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-c6aa-486a-b390-54282792159e/iec-62530-2021

30. Specify blocks 839

30.1 General 839
30.2 Overview 839
30.3 Specify block declaration 839
30.4 Module path declarations 840
30.5 Assigning delays to module paths 849
30.6 Mixing module path delays and distributed delays 853
30.7 Detailed control of pulse filtering behavior 854

31. Timing checks 863

31.1 General 863
31.2 Overview 863
31.3 Timing checks using a stability window 866
31.4 Timing checks for clock and control signals 873
31.5 Edge-control specifiers 882
31.6 Notifiers: user-defined responses to timing violations 883
31.7 Enabling timing checks with conditioned events 885
31.8 Vector signals in timing checks 886
31.9 Negative timing checks 887

32. Backannotation using the standard delay format 892

32.1 General 892
32.2 Overview 892
32.3 The SDF annotator 892
32.4 Mapping of SDF constructs to SystemVerilog 892
32.5 Multiple annotations 897
32.6 Multiple SDF files 898
32.7 Pulse limit annotation 898
32.8 SDF to SystemVerilog delay value mapping 899
32.9 Loading timing data from an SDF file 900

33. Configuring the contents of a design 902

33.1 General 902
33.2 Overview 902
33.3 Libraries 903
33.4 Configurations 905
33.5 Using libraries and configs 911
33.6 Configuration examples 912
33.7 Displaying library binding information 914
33.8 Library mapping examples 914

34. Protected envelopes 917

34.1 General 917
34.2 Overview 917

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-
54282702159e/iec-62530-2021

34.3 Processing protected envelopes 917
34.4 Protect pragma directives 919
34.5 Protect pragma keywords 921

Part Three: Application Programming Interfaces

35. Direct programming interface 938

35.1 General 938
35.2 Overview 938
35.3 Two layers of DPI 939
35.4 Global name space of imported and exported functions 940
35.5 Imported tasks and functions 941
35.6 Calling imported functions 948
35.7 Exported functions 950
35.8 Exported tasks 951
35.9 Disabling DPI tasks and functions 951

36. Programming language interface (PLI/VPI) overview 953

36.1 General 953
36.2 PLI purpose and history 953
36.3 User-defined system task and system function names 954
36.4 User-defined system task and system function arguments 955
36.5 User-defined system task and system function types 955
36.6 User-supplied PLI applications 955
36.7 PLI include files 955
36.8 VPI sizetf, compiletf, and calltf routines 955
36.9 PLI mechanism 956
36.10 VPI access to SystemVerilog objects and simulation objects 958
36.11 List of VPI routines by functional category 959
36.12 VPI backwards compatibility features and limitations 961

37. VPI object model diagrams 966

37.1 General 966
37.2 VPI Handles 966
37.3 VPI object classifications 967
37.4 Key to data model diagrams 973
37.5 Module 976
37.6 Interface 977
37.7 Modport 977
37.8 Interface task or function declaration 977
37.9 Program 978
37.10 Instance 979
37.11 Instance arrays 981
37.12 Scope 982
37.13 IO declaration 983
37.14 Ports 984

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021

37.15 Reference objects 985
37.16 Nets 987
37.17 Variables 991
37.18 Packed array variables 994
37.19 Variable select 995
37.20 Memory 996
37.21 Variable drivers and loads 996
37.22 Object Range 997
37.23 Typespec 998
37.24 Structures and unions 1000
37.25 Named events 1001
37.26 Parameter, spec param, def param, param assign 1002
37.27 Virtual interface 1003
37.28 Interface typespec 1005
37.29 Class definition 1006
37.30 Class typespec 1007
37.31 Class variables and class objects 1009
37.32 Constraint, constraint ordering, distribution 1011
37.33 Primitive, prim term 1012
37.34 UDP 1013
37.35 Intermodule path 1013
37.36 Constraint expression 1014
37.37 Module path, path term 1015
37.38 Timing check 1016
37.39 Task and function declaration 1017
37.40 Task and function call 1018
37.41 Frames 1020
37.42 Threads 1021
37.43 Delay terminals 1021
37.44 Net drivers and loads 1022
37.45 Continuous assignment 1023
37.46 Clocking block 1024
37.47 Assertion 1025
37.48 Concurrent assertions 1026
37.49 Property declaration 1027
37.50 Property specification 1028
37.51 Sequence declaration 1029
37.52 Sequence expression 1030
37.53 Immediate assertions 1031
37.54 Multiclock sequence expression 1032
37.55 Let 1032
37.56 Simple expressions 1033
37.57 Expressions 1034
37.58 Atomic statement 1037
37.59 Dynamic prefixing 1038
37.60 Event statement 1039
37.61 Process 1039
37.62 Assignment 1040
37.63 Event control 1040
37.64 While, repeat 1041

iTeh STANDARD PREVIEW
(standards.iteh.ai)
IEC 62530:2021
https://standards.iteh.ai/catalog/standards/sist/4ca2a1cd-e6aa-486a-b390-54282792159e/iec-62530-2021