

# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



**STANDARD**  
**PREVIEW**  
**(standards.iteh.ai)**  
Semiconductor devices – Mechanical and climatic test methods –  
Part 10: Mechanical shock – Device and subassembly

Dispositifs à semiconducteurs – Méthodes d'essais mécaniques et climatiques –  
Partie 10: Chocs mécaniques – Dispositif et sous-ensemble

IEC 60749-10:2022

<https://standards.iteh.ai/catalog/standards/sist/685feddd-cbbd-4021-8519-2c967a1b5e4c/iec-60749-10-2022>



## THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2022 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'IEC ou du Comité national de l'IEC du pays du demandeur. Si vous avez des questions sur le copyright de l'IEC ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de l'IEC de votre pays de résidence.

IEC Secretariat  
3, rue de Varembe  
CH-1211 Geneva 20  
Switzerland

Tel.: +41 22 919 02 11  
[info@iec.ch](mailto:info@iec.ch)  
[www.iec.ch](http://www.iec.ch)

### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

#### IEC publications search - [webstore.iec.ch/advsearchform](http://webstore.iec.ch/advsearchform)

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - [webstore.iec.ch/justpublished](http://webstore.iec.ch/justpublished)

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

#### IEC Customer Service Centre - [webstore.iec.ch/csc](http://webstore.iec.ch/csc)

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: [sales@iec.ch](mailto:sales@iec.ch).

#### IEC Products & Services Portal - [products.iec.ch](http://products.iec.ch)

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

#### Electropedia - [www.electropedia.org](http://www.electropedia.org)

The world's leading online dictionary on electrotechnology, containing more than 22 300 terminological entries in English and French, with equivalent terms in 19 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

### A propos de l'IEC

La Commission Electrotechnique Internationale (IEC) est la première organisation mondiale qui élabore et publie des Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

### A propos des publications IEC

Le contenu technique des publications IEC est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

#### Recherche de publications IEC -

[webstore.iec.ch/advsearchform](http://webstore.iec.ch/advsearchform)

La recherche avancée permet de trouver des publications IEC en utilisant différents critères (numéro de référence, texte, comité d'études, ...). Elle donne aussi des informations sur les projets et les publications remplacées ou retirées.

#### IEC Just Published - [webstore.iec.ch/justpublished](http://webstore.iec.ch/justpublished)

Restez informé sur les nouvelles publications IEC. Just Published détaille les nouvelles publications parues. Disponible en ligne et une fois par mois par email.

#### Service Clients - [webstore.iec.ch/csc](http://webstore.iec.ch/csc)

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions contactez-nous: [sales@iec.ch](mailto:sales@iec.ch).

#### IEC Products & Services Portal - [products.iec.ch](http://products.iec.ch)

Découvrez notre puissant moteur de recherche et consultez gratuitement tous les aperçus des publications. Avec un abonnement, vous aurez toujours accès à un contenu à jour adapté à vos besoins.

#### Electropedia - [www.electropedia.org](http://www.electropedia.org)

Le premier dictionnaire d'électrotechnologie en ligne au monde, avec plus de 22 300 articles terminologiques en anglais et en français, ainsi que les termes équivalents dans 19 langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International (IEV) en ligne.

# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



iTeh STANDARD

**Semiconductor devices – Mechanical and climatic test methods –  
Part 10: Mechanical shock – Device and subassembly**

**Dispositifs à semiconducteurs – Méthodes d'essais mécaniques et climatiques –  
Partie 10: Chocs mécaniques – Dispositif et sous-ensemble**

IEC 60749-10:2022

<https://standards.iteh.ai/catalog/standards/sist/685feddd-cbbd-4021-8519-2c967a1b5e4c/iec-60749-10-2022>

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

COMMISSION  
ELECTROTECHNIQUE  
INTERNATIONALE

ICS 31.080.01

ISBN 978-2-8322-1100-4

**Warning! Make sure that you obtained this publication from an authorized distributor.  
Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.**

## CONTENTS

FOREWORD.....	3
1 Scope.....	5
2 Normative references .....	5
3 Terms and definitions .....	5
4 Apparatus.....	7
5 Procedure.....	7
5.1 Apparatus set-up .....	7
5.2 Device or subassembly in free-state .....	9
5.3 Subassembly in mounted state .....	9
5.4 Measurements .....	10
6 Failure criteria .....	10
7 Summary .....	11
Bibliography.....	12
Figure 1 – Live-bug orientation with solder spheres of device facing downward in either free or mounted state.....	8
Figure 2 – Dead-bug orientation with solder spheres of device facing upward in either free or mounted state.....	8
Table 1 – Device or subassembly free state test levels.....	9
Table 2 – Subassembly mounted state test levels.....	10

IEC 60749-10:2022

<https://standards.iteh.ai/catalog/standards/sist/685feddd-cbbd-4021-8519-2c967a1b5e4c/iec-60749-10-2022>

## INTERNATIONAL ELECTROTECHNICAL COMMISSION

**SEMICONDUCTOR DEVICES –  
MECHANICAL AND CLIMATIC TEST METHODS –****Part 10: Mechanical shock – Device and subassembly**

## FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 60749-10 has been prepared by IEC technical committee 47: Semiconductor devices. It is an International Standard.

This standard is based upon JEDEC document JESD22-B110. It is used with permission of the copyright holder, JEDEC Solid State Technology Association.

This edition cancels and replaces the first edition published in 2002. This edition includes the following significant technical changes with respect to the previous edition:

- a) covers both unattached components and components attached to printed wiring boards;
- b) tolerance limits modified for peak acceleration and pulse duration;
- c) mathematical formulae added for velocity change and equivalent drop height.

The text of this International Standard is based on the following documents:

Draft	Report on voting
47/2752/FDIS	47/2760/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at [www.iec.ch/members\\_experts/refdocs](http://www.iec.ch/members_experts/refdocs). The main document types developed by IEC are described in greater detail at [www.iec.ch/standardsdev/publications](http://www.iec.ch/standardsdev/publications).

A list of all the parts of the IEC 60749 series, under the general title *Semiconductor devices – Mechanical and climatic test methods*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

**iteh STANDARD  
PREVIEW  
(standards.iteh.ai)**

IEC 60749-10:2022

**IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.**

## SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

### Part 10: Mechanical shock – Device and subassembly

#### 1 Scope

This part of IEC 60749 is intended to evaluate devices in the free state and assembled to printed wiring boards for use in electrical equipment. The method is intended to determine the compatibility of devices and subassemblies to withstand moderately severe shocks. The use of subassemblies is a means to test devices in usage conditions as assembled to printed wiring boards. Mechanical shock due to suddenly applied forces, or abrupt change in motion produced by handling, transportation or field operation can disturb operating characteristics, particularly if the shock pulses are repetitive. This is a destructive test intended for device qualification.

#### 2 Normative references

There are no normative references in this document.

#### 3 Terms and definitions

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>  
<https://standards.iteh.ai/catalog/standards/sist/685feddd-cbbd-4021-8519-2c967a1b5e4c/iec-60749-10-2022>

##### 3.1

##### **component**

constituent part of device or subassembly

Note 1 to entry: Examples include source and drain regions as components of transistors, lead frames and dice as components of packaged integrated circuits, resistors and integrated circuits as components of printed circuit boards, motherboards as components of computers, LCD screens as components of monitors, ac and dc components of complex waveforms, and loops and algorithms as components of software programs.

Note 2 to entry: The classification of an item as a device or a component depends upon the intention of the owner at the time of classification.

##### 3.2

##### **dead-bug orientation**

orientation of a package with the terminals facing upwards

##### 3.3

##### **device**

piece of equipment, mechanism, or other entity designed to serve a special purpose or perform a special function

Note 1 to entry: The term device is often used as an abbreviated reference to the type or types of solid-state devices that are within the scope of those documents. Context could indicate otherwise; e.g., in the phrase 'the device used to hold the device under test', the first usage of the word 'device' refers to a mechanism; the second to a solid-state device.

Note 2 to entry: The classification of an item as a device or as a component depends upon the intention of the owner at the time of classification.

### 3.4

#### **equivalent drop height**

free-fall drop height from which an object at rest must fall, in vacuum, under standard gravity, to attain a velocity equal to the velocity change stated in the test specification

Note 1 to entry: This is the theoretical height that will impart the specified velocity change if impact with zero rebound occurs. This height is provided for reference only in the various service conditions.

### 3.5

#### **free state**

state in which a device or subassembly is rigidly attached to the test apparatus so that the full specified shock level is transmitted to the device or subassembly body

### 3.6

#### **live-bug orientation**

orientation of a package when resting on its terminals

### 3.7

#### **mounted state**

state in which a subassembly is supported by a test fixture that allows flexure to simulate usage conditions and in a manner such that the full specified shock level is transmitted to the subassembly body

### 3.8

#### **peak acceleration**

maximum acceleration during the dynamic motion of the sample under test

### 3.9

#### **pulse duration**

$t_d$

time interval between the instant when the acceleration first reaches 10 % of its specified peak level and the instant when the acceleration first returns to 10 % of the specified peak level after having reached that peak level

Note 1 to entry: The basic frequency of the pulse is  $1/2 \times t_d$ .

### 3.10

#### **service condition**

designation for the severity of stress

### 3.11

#### **subassembly**

printed circuit board and the devices assembled thereon that form a unit or segment of electrical equipment

Note 1 to entry: Devices are preferably located near the centre of the printed circuit board.

### 3.12

#### **velocity change**

integral of the acceleration interval over the duration of the entire shock event including at least the pulse duration interval

### 3.13

#### **vertical direction**

direction that is parallel with gravity, i.e., normal to the normalized surface of the earth



## 4 Apparatus

The shock-testing apparatus shall be capable of providing shock pulses with a peak acceleration of up to 29 000 m/s<sup>2</sup>, a velocity change of 1,00 m/s to 5,44 m/s and a pulse duration between 0,3 ms and 8,0 ms to the body of the device. For free-state testing, a velocity change of 1,25 m/s to 5,44 m/s and a pulse duration between 0,3 ms and 2,0 ms is sufficient. Conversely, for mounted-state testing, apparatus capable of a velocity change of 1,00 m/s to 5,44 m/s and a pulse duration between 5,0 ms and 8,0 ms to the body of the device is sufficient.

The acceleration pulse shall be a half-sine waveform with an allowable deviation from specified peak acceleration not greater than ± 10 %. The test velocity change shall be ± 10 % of the specified level. The pulse duration shall be measured between the points at 10 % of the peak acceleration during rise time and 10 % of the peak acceleration during decay time. Absolute tolerances of the pulse duration shall be ± 15 % of the specified duration. The test equipment transducer shall have a natural frequency greater than 5 times the frequency of the shock pulse being established, and measured through a low-pass filter having a bandwidth greater than 5 times the frequency of the shock pulse being established. Filtering shall not be used in lieu of good measurement setup and procedure practices.

Appropriate equipment calibration shall be considered prior to any testing to ensure conformance to the specified targets and acceptable tolerances. Reserving a set of known good units is recommended for pre-test calibration exercise whenever new samples are to be tested. If calibration tests are conducted regularly, then following periodical preventive maintenance should suffice for the equipment to meet the target and tolerance limits.

## 5 Procedure

### 5.1 Apparatus set-up

The shock-testing apparatus shall be attached to a sturdy laboratory table or equivalent base and levelled before use. Means shall be provided to prevent the shock from being repeated due to “bounce” in the apparatus. In the free state unless otherwise specified, the device or subassembly shall be subjected to a total of 30 shocks, which are five shock pulses of the peak acceleration, velocity change and pulse duration specified in the selected service condition (see Table 1) in each of the positive and negative directions of three orthogonal axes (X, Y and Z). If shock testing is required in the mounted state, the subassembly shall be subjected to a total of 12 shocks, which are two shock pulses of the peak acceleration, velocity change and pulse duration specified in the selected service condition (see Table 2) in each of the positive and negative directions of three orthogonal axes (X, Y and Z). Figure 1 and Figure 2 define the device orientation, positive and negative directions for the three orthogonal axes.

The values associated with the service conditions of Table 1 and Table 2 are related by the following formulae:

$$\Delta v = \frac{2A_t p}{\pi} \quad (1)$$

$$H = \frac{0,5(\Delta v)^2}{9,81} \quad (2)$$


where

$\Delta v$  is the velocity change,


$A$  is the acceleration level (peak),

$t_p$  is the duration of pulse,

$H$  is the equivalent drop height.



**Figure 1 – Live-bug orientation with solder spheres of device facing downward in either free or mounted state**



**Figure 2 – Dead-bug orientation with solder spheres of device facing upward in either free or mounted state**

There are two types of tests that can be performed, based on the test information needed. One is testing of a device or subassembly in the free-state, and another is testing of a subassembly in a mounted-state.

Devices or subassemblies subjected to the test shall be randomly selected and typical of production. In the free-state, the device or subassembly shall be rigidly attached to the test apparatus, so that the full specified shock level is transmitted to the device or subassembly body. If the mounted state test is performed, the method of mounting to the test apparatus shall be typical of the usage condition. If device or subassembly rework, reuse, remounting, burn in, or other stressful process is possible, such a process or processes shall be applied to the device or subassembly prior to the shock test. Use of such processes in the test hardware preparation shall be documented.

## 5.2 Device or subassembly in free-state

Devices or subassemblies to be tested in the free state shall be subjected to at least one of the service conditions (A to H) shown in Table 1, which shall be documented. The designated shock shall be applied to the device or subassembly body in a manner to simulate expected impacts during processing, packaging, and shipment. The device or subassembly shall be rigidly attached to the test apparatus in such a manner that it experiences the full-specified shock level at the device or subassembly body. At least five shocks in each of two directions of three orthogonal axes shall be applied (minimum total of 30 shocks) at the severity of the designated service condition.

**Table 1 – Device or subassembly free state test levels**

Test condition	Acceleration level (peak) <sup>a</sup>		Duration of pulse ms	Velocity change m/s	Equivalent drop height m
	m/s <sup>2</sup>	(g)			
H	28 450	(2 900)	0,3	5,43	1,50
G	19 620	(2 000)	0,4	4,99	1,27
B	14 720	(1 500)	0,5	4,68	1,12
F	8 830	(900)	0,7	3,93	0,79
A	4 910	(500)	1,0	3,12	0,50
E	3 340	(340)	1,2	2,55	0,33
D	1 960	(200)	1,5	1,87	0,18
C	980	(100)	2,0	1,25	0,08

<sup>a</sup> g, standard gravity has a value of 9,81 m/s<sup>2</sup> and multiples of g are used as an alternative unit of acceleration level

## 5.3 Subassembly in mounted state

If required, subassemblies shall also be tested in a mounted state, subject to at least one of the service conditions (1 to 14) shown in Table 2, which shall be documented. The designated shock shall be applied to the subassembly mounted to the test apparatus with fixtures that allow flexure to simulate the usage conditions, and in a manner such that the full specified shock level is transmitted to the subassembly body. Preferred methods to support the subassembly are a slotted/clamping 'picture frame', or a raised-boss bolted fixture with contact points in four regions not closer than one inch from any device. The subassembly, supporting method, test fixture mounting dimensions, and one or more of the lowest resonant frequencies of the subassembly shall be documented. At least two shocks in each of two directions of three orthogonal axes shall be applied (minimum total of 12 shocks) at the severity of the designated service condition.

The optimum test is performed when the subassembly is mounted in a manner that simulates the application configuration. If that information is unknown or unavailable, a recommended printed wiring board for testing the device(s) of the subassembly is the JEDEC standard thermal card (as described in JEDEC Standards JESD51-9, JESD51-10, and JESD51-11), which shall be modified to include device and connection functionality circuitry.

Alternately, if the size or construction of the JEDEC thermal card is not suitable for the given device(s), a printed wiring board shall be used with the dimensions, materials, and construction typical for the device subassembly usage, and shall include electrical circuitry to test for functionality, continuity, and damage of the device on the subassembly. The dimensions and construction of the printed wiring board shall be documented. Test results using subassembly application hardware are most relevant and should take precedence over results obtained using test vehicles.