



Edition 3.0 2023-12 REDLINE VERSION

INTERNATIONAL STANDARD



Semiconductor devices – Mechanical and climatic test methods – Part 5: Steady-state temperature humidity bias life test

Document Preview

IEC 60749-5:2023

https://standards.iteh.ai/catalog/standards/iec/dc1144c7-c2ca-4390-8ee5-14d79d2c3691/iec-60749-5-2023





THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2023 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Secretariat 3, rue de Varembé CH-1211 Geneva 20 Switzerland

Tel.: +41 22 919 02 11 info@iec.ch www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 300 terminological entries in English and French, with equivalent terms in 19 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.





Edition 3.0 2023-12 REDLINE VERSION

INTERNATIONAL STANDARD



Semiconductor devices – Mechanical and climatic test methods – Part 5: Steady-state temperature humidity bias life test

Document Preview

IEC 60749-5:2023

https://standards.iteh.ai/catalog/standards/iec/dc1144c7-c2ca-4390-8ee5-14d79d2c3691/iec-60749-5-2023

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 31.080.01

ISBN 978-2-8322-8093-5

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

FOREWORD	
1 Scope	
2 Normative references	
3 Terms and definitions	
4 General	
5 Equipment	
5.1 Equipment summary6	
5.2 Temperature and relative humidity6	
5.3 Devices under stress	
5.4 Minimizing release of contamination6	
5.5 Ionic contamination	
5.6 Deionized water6	
6 Test conditions	
6.1 Test conditions summary6	
6.2 Temperature, relative humidity and duration6	
6.3 Biasing guidelines7	
6.4 Biasing choice and reporting8	
7 Procedures	
7.1 Mounting8	
7.2 Ramp-up	
7.3 Ramp-down	
7.4 Test clock	
7.5 Bias9	
7.6 Read-out9	
7.7 Handling	
8 Failure criteria9	
9 Safety9	
10 Summary9	
Table 1 – Temperature, relative humidity and duration	
Table 2 – Criteria for choosing continuous or cyclical bias	

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 5: Steady-state temperature humidity bias life test

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
 - 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
 - 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at https://patents.iec.ch. IEC shall not be held responsible for identifying any or all such patent rights.

This redline version of the official IEC Standard allows the user to identify the changes made to the previous edition IEC 60749-5:2017. A vertical bar appears in the margin wherever a change has been made. Additions are in green text, deletions are in strikethrough red text.

IEC 60749-5 has been prepared by IEC technical committee 47: Semiconductor devices. It is an International Standard.

This third edition, based on JEDEC document JESD22-A101D.01, cancels and replaces the second edition published in 2017. It is used with permission of the copyright holder, JEDEC Solid State Technology Association. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) the specification of the test equipment is changed to require the need to minimize relative humidity gradients and maximize air flow between semiconductor devices under test;
- b) the specification of the test equipment fixtures is changed to require the avoidance of condensation on devices under test and on electrical fixtures connecting the devices to the test equipment;
- c) replacement of references to "virtual junction" with "die".

The text of this International Standard is based on the following documents:

Draft	Report on voting
47/2820/FDIS	47/2827/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

ttps://standards.iteh.ai/catalog/standards/iec/dc1144c7-c2ca-4390-8ee5-14d79d2c3691/iec-60749-5-2023

A list of all parts of the IEC 60749 series, under the general title *Semiconductor devices* – *Mechanical and climatic test methods*, can be found in the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 5: Steady-state temperature humidity bias life test

1 Scope

This part of IEC 60749 provides a steady-state temperature and humidity bias life test to evaluate the reliability of non-hermetic packaged solid-state semiconductor devices in humid environments.

This test method is considered destructive.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60749-4, Semiconductor devices – Mechanical and climatic test methods – Part 4: Damp heat, steady-state, highly accelerated stress test (HAST)

3 Terms and definitions Ocument Preview

No terms and definitions are listed in this document. 023

ISO and IEC maintain terminology databases for use in standardization at the following addresses:

- IEC Electropedia: available at https://www.electropedia.org/
- ISO Online browsing platform: available at https://www.iso.org/obp

4 General

This test employs conditions of Temperature, humidity and bias which conditions are applied to accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective material and the metallic conductors which pass through it.

Where both this steady-state, humidity bias test and the damp heat, highly accelerated stress test (HAST) of IEC 60749-4 are performed, the results of this 85 °C/85 % RH steady-state test will take priority over the results of the HAST test, which is an accelerated test designed to activate the same failure mechanisms.

5 Equipment

5.1 Equipment summary

The test requires a temperature-humidity test chamber capable of maintaining a specified temperature and relative humidity continuously, while providing electrical connections to the devices under test in a specified biasing configuration.

- 6 -

5.2 Temperature and relative humidity

The chamber shall be capable of providing controlled conditions of temperature and relative humidity during ramp-up to, and ramp-down from the specified test conditions.

Care should be taken to ensure that The test chamber dry bulb temperature exceeds shall exceed the wet bulb temperature at all times.

5.3 Devices under stress

Devices under stress shall be physically located to minimize temperature gradients. Devices under test shall be physically located in order to minimize relative humidity gradients and maximize air flow between devices.

5.4 Minimizing release of contamination

Care shall be exercised in the choice of Board and socket materials shall be chosen in order to minimize release of contamination, and to minimize degradation due to corrosion and other mechanisms.

5.5 Ionic contamination

The test apparatus (card cage, test boards, sockets, wiring, storage containers, etc.) shall be controlled to avoid ionic contamination of the test devices.

^{https}The test devices shall be placed in the test apparatus to minimise ionic contamination from ⁰²³ items such as the card cage, test boards, sockets, wiring and storage containers.

5.6 Deionized water

Deionized water with a minimum resistivity of 1 × 104 Ω m at room temperature shall be used.

6 Test conditions

6.1 Test conditions summary

Test conditions consist of a temperature, relative humidity, and duration used in conjunction with an electrical bias configuration specific to the device.

6.2 Temperature, relative humidity and duration

Unless otherwise required by the detail specification, the temperature, relative humidity and test duration as shown in Table 1 shall be applied.

	Temperature (dry bulb)	Relative humidity ^a	Temperature ^b (wet bulb)	Vapour pressure ^b	Duration ^c	
	°C	%	°C	kPa	h	
	85 ± 2	85 ± 5	81,0	49,1	1 000 $^{-24}_{+168}$	
а	^a Tolerances apply to the entire useable test area.					
b	° For information only.					
с	^c The test conditions are to be applied continuously, except during any interim readouts, when the devices should be returned to stress within the time specified in 7.6.					

Table 1 – Temperature, relative humidity and duration

6.3 Biasing guidelines

Apply bias according to the following guidelines:

- a) minimize power dissipation;
- a) alternate pin bias as much as possible;
- b) distribute potential differences across chip metallization as much as possible;
- c) maximize voltage within operating range;

NOTE The priority of the above guidelines depends on the mechanism and specific device characteristics.

- d) either of two kinds of bias can be used to satisfy these guidelines, whichever is more severe:
 - 1) Continuous bias

The DC bias shall be applied continuously. Continuous bias is more severe than cycled bias when the virtual junction temperature is <10 °C higher than the chamber ambient temperature or, if the virtual junction temperature is not known when the heat dissipation of the device under test (DUT) is less than 200 mW. If the heat dissipation of the DUT exceeds 200 mW, then the virtual junction temperature should be calculated. If the

virtual junction temperature¹ exceeds the chamber ambient temperature by more than 5 °C then the virtual junction temperature rise above the chamber ambient should be included in reports of test results since acceleration of failure mechanisms will be affected.

Continuous bias is more severe if the die temperature (T_j) is <10 °C higher than the chamber ambient temperature.

If the die temperature is not known, and the heat dissipation of the device under test (DUT) is less than 200 mW, the die temperature is assumed to be less than 10 °C above ambient temperature.

If the heat dissipation of the DUT exceeds 200 mW, the die temperature should be calculated or measured.

If the die temperature exceeds the chamber ambient temperature by more than 5 °C, the rise of the die temperature above the chamber ambient should be included in reports of test results since acceleration of failure mechanisms will be affected.

NOTE 2 Based on the power dissipation and the thermal resistance or impedance that corresponds to the mode of operation, the virtual junction temperature can be calculated from the formula $T_j = T_{ease} + (P \times R_{th})$ or $T_i = T_{amb} + (P \times R_{th})$

where

Time is the virtual junction temperature;

P is the power dissipation;

The virtual junction temperature is the theoretical temperature which is based on a simplified representation of the thermal and electrical behaviour of the semiconductor device.

 $R_{\rm th}$ is the thermal resistance.

2) Cycled bias

The DC voltage applied to the devices under test shall be periodically interrupted with an appropriate frequency and duty cycle. If the biasing configuration results in a temperature rise above the chamber ambient, ΔT_{ja} , exceeding 10 °C, then cycled bias, when optimized for a specific device type, will be more severe than continuous bias. Heating as a result of power dissipation tends to drive moisture away from the die and thereby hinders moisture-related failure mechanisms. Cycled bias permits moisture collection on the die during the off periods when device power dissipation does not occur. Cycling the DUT bias with 1 h on and 1 h off is optimal for most plastic-encapsulated microcircuits. The virtual junction die temperature, as calculated on the basis of the known thermal impedance and dissipation should be quoted with the results whenever it exceeds the chamber ambient by 5 °C or more.

- 8 -

6.4 Biasing choice and reporting

Criteria for choosing continuous or cyclical bias, and whether or not to report the amount by which the virtual junction die temperature exceeds the chamber ambient temperature, are summarized in Table 2.

Table 2 -	- Criteria	for choosing	continuous	or c	yclical bias
-----------	------------	--------------	------------	------	--------------

ΔT_{ja}	Continuous or cyclical bias	Include value of ΔT _{ja} in test report?			
ΔT_{ja} < 5 °C or power per DUT < 200 mW	Continuous	No			
$(\Delta T_{ja} \ge 5 \text{ °C or power per DUT} \ge 200 \text{ mW}),$ and $\Delta T_{ja} < 10 \text{ °C}$	Continuous 1.2	Yes			
$\Delta T_{ja} \ge 10 \ ^{\circ}\text{C}$	Cyclical ^a	Yes			
a Cualing the DUT bigs with one hour on and one hour off is entimed for most plastic enconculated microscientite					

^a Cycling the DUT bias with one hour on and one hour off is optimal for most plastic-encapsulated microcircuits.

EC 60749-5:2023

ttps://standards.iteh.ai/catalog/standards/iec/dc1144c7-c2ca-4390-8ee5-14d79d2c3691/iec-60749-5-2023 7 Procedures

7.1 Mounting

The test devices shall be mounted in such a way as to expose them to a specified condition of temperature and humidity as given in Table 1 with a specified electrical biasing condition. Exposure of devices to excessively hot conditions, dry ambient conditions or conditions that result in condensation on devices and electrical fixtures shall be avoided, particularly during ramp-up and ramp-down. Appropriate attention should also be made to avoid any water dripping on the devices under stress.

7.2 Ramp-up

The time to reach stable temperature and relative humidity conditions should shall be less than 3 h. Condensation on the devices under stress and/or fixtures/hardware shall be avoided at all times by ensuring that the test chamber (dry bulb) temperature exceeds the wet-bulb temperature at all times their temperature is always higher than the dew point temperature.

7.3 Ramp-down

Ramp-down-should shall not exceed 3 h. Condensation shall be avoided by ensuring that the test chamber (dry bulb) temperature exceeds the wet-bulb temperature at all times during ramp down.

NOTE For a DUT with a cavity in the package, condensation can occur due to the length of the ramp down time.

IEC 60749-5:2023 RLV © IEC 2023 - 9 -

7.4 Test clock

The test clock starts when the temperature and relative humidity reach the set points, and stops at the beginning of ramp-down.

7.5 Bias

Bias application during ramp-up and ramp-down is optional. Bias should be verified after devices are loaded, prior to the start of the test clock. Bias should also be verified after the test clock stops, but before devices are removed from the chamber.

7.6 Read-out

An electrical test shall be performed not later than 48 h after the end of ramp-down.

For intermediate read-outs, devices should shall be returned to stress within 96 h of the end of ramp-down. Moisture loss can be reduced by placing the device in sealed moisture barrier bag sealed in ambient air bags (without vacuum or desiccant). When devices are placed in sealed bags, the "test window clock" runs at one-third of the rate of devices exposed to laboratory ambient conditions. Thus, the test window can be extended to as much as 144 h, and the time to return to stress to as much as 288 h by enclosing the devices in moisture-proof bags.

The electrical test parameters should be chosen to preserve any defect (i.e. by limiting the applied test current).

Additional time-to-test delay or the return-to-stress delay time is allowed if justified by technical data.

7.7 Handling

Suitable hand-covering shall be used to manage devices, boards and fixtures. Contamination control is important in any accelerated moisture stress test.

https://standards.iteh.ai/catalog/standards/iec/dc1144c7-c2ca-4390-8ee5-14d79d2c3691/iec-60749-5-2023 8 Failure criteria

A device has shall be considered to have failed if it does not pass the specified end point tests or if its functionality cannot be demonstrated under nominal and worst-case conditions as specified in the applicable procurement document or data sheet.

9 Safety

The equipment manufacturer's recommendations and local safety regulations shall be followed.

10 Summary

The following details shall be specified in the applicable procurement document:

- a) test duration, if other than that specified in Table 1;
- b) measurements after test (see 7.6);
- c) biasing configuration (see 6.3);
- d) temperature of die during test if more than 5 °C above the chamber ambient (see 6.3 e) 1));
- e) frequency and duty cycle of bias if cycled bias is to be used (see 6.3 e) 2)).