SLOVENSKI STANDARD

SIST HD 417 S2:2003

april 2003

CAMAC - Serial Highway Interface System

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST HD 417 S2:2003 https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

ICS 27.120.99; 35.240.99

Referenčna številka SIST HD 417 S2:2003(en)

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST HD 417 S2:2003

https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

ENGLISH VERSION

UDC: 621.039-791.2 621.317.39::621.039 621.38.084::514.13 621.315.68::621.316.541.001.2.004.11

KEY WORDS: Nuclear instrumentation; electrical measurement of nuclear technology quantities; modular construction of electronic instruments; interface system; requirements

CAMAC - SERIAL HIGHWAY INTERFACE SYSTEM

Système CAMAC - Interface pour Interconnexion de Branche Série

CAMAC-System - Serielle Ringleitung

iTeh STANDARD PREVIEW (standards.iteh.ai)

BODY OF THE HD

The Harmonization Document consists of: SIST HD 417 S2:2003 https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-

- IEC 640 (1979) ed 1 + Amdt 1 (1984) 43 not Dappended \$2150/TC 45

This Harmonization Document was approved by CENELEC on 1986-02-27

The English and French versions of this Harmonization Document are provided by the text of the IEC publication and the German version is the official translation of the IEC text. The German translation is not yet available.

According to the CENELEC Internal Regulations the CENELEC member National Committees are bound:

to announce the existence of this Harmonization Document at national Level by or before 1986-07-01

to publish their new harmonized national standard by or before 1987-07-01

to withdraw all conflicting national standards by or before 1987-07-01

Harmonized national standards are listed on the HD information sheet, which is available from the CENELEC National Committees or from the CENELEC Central Secretariat.

The CENELEC National Committees are the national electrotechnical committees of Austria, Belgium, Denmark, Finland, France, Germany, Greece, Ireland, Italy, Luxemburg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland, United Kingdom.

© Copyright reserved to all CENELEC members

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST HD 417 S2:2003

https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

NORME INTERNATIONALE INTERNATIONAL STANDARD

CEI IEC 60640

Première édition First edition 1979-01

Système CAMAC – Interface pour Interconnexion de Branche Série

iTCAMAC Serial Highway Interface System (standards.iteh.ai)

SIST HD 417 S2:2003 https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

© IEC 1979 Droits de reproduction réservés — Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'éditeur.

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission 3, rue de Varembé Geneva, Switzerland Telefax: +41 22 919 0300 e-mail: inmail@iec.ch IEC web site http://www.iec.ch



Commission Electrotechnique Internationale International Electrotechnical Commission Международная Электротехническая Номиссия

CODE PRIX
PRICE CODE



Pour prix, voir catalogue en vigueur For price, see current catalogue

CONTENTS

		Page
Fore	WORD	11
Pref	ACE	11
Clause	Section One — General	
	Scope	13
	Object	
2.	Terminology: Interpretation of this standard	15
3.	Abbreviations and symbols	
4.	Appreviations and symbols	13
2	SECTION TWO — PRINCIPLES OF THE SERIAL HIGHWAY SYSTEM	
5.	Configuration	19
6.	Messages	19
7.	Transmission of bytes	21
8.	System clock signals	23
9.	Serial Highway ports	23
10.	The Serial Driver	25
11.	Extended uses of the Serial Highway	25
12.	Serial Crate Controller	27
	Section Three — Message structure for Serial Crate Controllers	
13.	Command messages ITeh STANDARD PREVIEW	33
14.	Reply message	33
15.	Reply message (Standards.iteh.ai)	35
16.	Message fields	35
17.	Formatting bytes	
	https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-	
	Section Four 33 Command/Reply message sequences	
18.	General requirements	51
19.	Read operation	
20.	Write operation	
21.	Control operation	
22.	Truncation of the Command message	
23.	REPLY SPACE	
23.	REFLI SPACE	
	Section Five Demand message generation	
24.	Control of Demand message initiation	73
25.	Delay buffer	. 75
26.	Identification of Demands	. 77
	Section Six — Identification of message type	
	·	
27.		
28.	Truncated Command message	
29.	Reply message	. 85
30.	Demand message	. 85
	Section Seven — Serial Highway D-ports	
31.	D-port connectors	. 87
32.	Data and clock signals	89
33.	Control signals	

સ	*.			
		_ 5 _		
	Clause	Section Eight — Timing	Page	
	34.	•	103	
*	35.	Byte stream	105	
	36.	Signal timing	105	•
	37.	Propagation delays	109	
		Section Nine — Bit-serial and byte-serial modes		
	20	Byte-Serial mode	113	
	39.	Bit-Serial mode	113	
		Section Ten — Synchronization		
	40.	Message synchronization	117	
	41.	Ryte synchronization	119	
	42.	Lost synchronism: Actions by SCC	121	
		Section Eleven — Access to registers in the SCC.		•
	42		123	
	43 44.	Other registers	123	
	7-7-			
		SECTION TWELVE — FEATURES OF THE SCC ACCESSED VIA THE STATUS REGISTER	100	
	45.	Dataway common controls	129	
	46.	Command/Reply transaction status	131	
	47.	Demand handling	133	
	48.	Reconfiguration options		
		SECTION THIRTEEN — SERIAL CRATE CONTROLLER — FRONT PANEL FEATURES		
	49.	Manual controls (standards:iteh:ai) Indicators	139	
	50.	Indicators	141	
	51.	Connectors SIST HD 417 S2:2003		
	52.	Other front panel features https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92- SECTION FOURTEEN (19/SGI) ENCODER 2000 NECTOR		
			145	
	. 53	Mechanical requirements	145	
	54	The state of the second connector	149	
	55 50	True Domand time out	151	
	56 57	SCI Encoder antions	133	
	58		155	
		SECTION FIFTEEN — RECOVERY FROM ERRORS		
•			169	
	59		. 173	
	60		. 173	
	61 62	The Error renly message	. 117	
		. The Entiti-topy message	1.00	
		Error indications in Reply messages	. 175	
	63	Error recovery using the Re-read command	. 175	
	63	Error recovery using the Re-read command	. 175	
	63	Section Sixteen — Summary: Sequence of actions in SCC	. 181	
	6.	Section Sixteen — Summary: Sequence of actions in SCC	. 181	
	6.	Section Sixteen — Summary: Sequence of actions in SCC Find Header Receive Command	. 191	
	63 64 6	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command	. 191 . 191 . 193	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	
	65 66 66 66	SECTION SIXTEEN — SUMMARY: SEQUENCE OF ACTIONS IN SCC Find Header Receive Command Execute command State Sequence of Actions in SCC	. 191 . 191 . 191 . 193 . 195	

Tours				
Tables Page				
Tables Page				
Tables Page				
71		- 7		
71				
17 17 17 17 17 17 17 17	. CI		_	
Tables:	7			
Length of Command/Reply Transactions	72			
I. Length of Commund/Reply Transactions 49 11. Contents of Message identification Field 51 111. Contents of Message identification Field 51 112. Contents asymments for D-port connectors 99 117. Summary of characteristics of balanced transmitter 101 118. Standards for control signals at D-ports 101 119. Standards for control signals at D-ports 103 110. Commands implemented by the SCC 125 121. Initial state of Status Register bits 127 122. X. Control of Dalaway off-line state 119 223. X. Control of Status Register bits after power-up 127 234. Control of Dalaway off-line state 119 245. Control of Dalaway off-line state 119 246. Control of Dalaway off-line state 119 257. XII. SGL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 167 258. Signal state of Status Register by 116 269. Signal standards and pull-up current sources for all signals other than coded-N 167 279. Basic message format 27 280. Bit-serial byse-frame 27 291. Lefter D-port interoding-stidols STANDARD PREVIEW 29 292. Ladirect connection via "undefined" standards 119 293. Bit-serial byse-frame 295 294. Command message: Field assignments 295 295. Ladirect connection via "undefined" standards 119 296. Compatible devices 118 assignments 295 297. Trunsated command message: Bit assignments 295 298. Trunsated command message: Bit assignments 295 299. Trunsated command message: Bit assignments 295 200. Trunsated command message: Bit assignments 295 201. Reply message: Bit assignments 295 202. Ladirect connection 119 203. Demand message: Field assignments 295 204. Demand message: Field assignments 295 205. Ladirect connection 119 206. Command/Reply sequence: Read operation, bit-serial mode 295 207. Command/Reply sequence: Control operation, bit-serial mode 295 208. Command/Reply sequence: Control operation, bit-serial mode 295 209. Command/Reply sequence: Control operation, bit-serial mode 295 200. Command/Reply sequence: Control operation, bit-serial mode 295 210. Comman	73	Lost Message Sync	199	
I. Length of Commund/Reply Transactions 49 11. Contents of Message identification Field 51 111. Contents of Message identification Field 51 112. Contents asymments for D-port connectors 99 117. Summary of characteristics of balanced transmitter 101 118. Standards for control signals at D-ports 101 119. Standards for control signals at D-ports 103 110. Commands implemented by the SCC 125 121. Initial state of Status Register bits 127 122. X. Control of Dalaway off-line state 119 223. X. Control of Status Register bits after power-up 127 234. Control of Dalaway off-line state 119 245. Control of Dalaway off-line state 119 246. Control of Dalaway off-line state 119 257. XII. SGL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 167 258. Signal state of Status Register by 116 269. Signal standards and pull-up current sources for all signals other than coded-N 167 279. Basic message format 27 280. Bit-serial byse-frame 27 291. Lefter D-port interoding-stidols STANDARD PREVIEW 29 292. Ladirect connection via "undefined" standards 119 293. Bit-serial byse-frame 295 294. Command message: Field assignments 295 295. Ladirect connection via "undefined" standards 119 296. Compatible devices 118 assignments 295 297. Trunsated command message: Bit assignments 295 298. Trunsated command message: Bit assignments 295 299. Trunsated command message: Bit assignments 295 200. Trunsated command message: Bit assignments 295 201. Reply message: Bit assignments 295 202. Ladirect connection 119 203. Demand message: Field assignments 295 204. Demand message: Field assignments 295 205. Ladirect connection 119 206. Command/Reply sequence: Read operation, bit-serial mode 295 207. Command/Reply sequence: Control operation, bit-serial mode 295 208. Command/Reply sequence: Control operation, bit-serial mode 295 209. Command/Reply sequence: Control operation, bit-serial mode 295 200. Command/Reply sequence: Control operation, bit-serial mode 295 210. Comman	·			
11. Contents of Message Identification Field	, 1		40	
III. Contact assignments for D-port connectors 99 IV. Summary of characteristics of balanced transmitter 101 V. Summary of characteristics of balanced receiver 101 VI. Standards for control signals at D-ports 103 VII. Commands implemented by the SCC 125 VIII. Assignment of Status Register bits 1127 IX. Initial state of Status Register bits after powe-up 127 X. Control of Dataway off-line state 1139 XII. Contact assignments at SGL-Encoder connector 155 XII. SGL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 167 XIII. Error indications in Reply message 189 Figures: 1. CAMAC Serial Highway loop configuration 27 2. Basic message format 27 3. Bit-serial byte-frame 29 4. Direct D-port interconnection 1. A. A. D. A. D. P. R. V.		I. Length of Command/Reply Transactions		
IV. Summary of characteristics of balanced transmitter 101 V. Summary of characteristics of balanced verever 101 VI. Standards for control signals at D-ports 103 VII. Commands implemented by the SCC 125 VIII. Assignment of Status Register bits 127 IX. Initial state of Status Register bits after power-up 127 X. Control of Dataway off-line state 139 XI. Control of Dataway off-line state 139 XI. Control of Dataway off-line state 139 XI. Control of Dataway off-line state 165 XII. SCIL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 167 XIII. Error indications in Reply message 189 **Figures:** 1. CAMAC Serial Highway loop configuration 27 2. Basic message format 27 3. Bit-serial byte-frame 27 4. Direct D-port intercommedicial S.T.A.N.D.A.R.D.P.R.E.V.T.W. 29 5. Indirect connection via "undefined" standards 31 6. Compatible devices 31 7. Command message: Bit assignments 45 8. Command message: Bit assignments 45 8. Command message: Bit assignments 45 9. Truncated command message: Bit assignments 45 10. Truncated command message: Field assignments 47 11. Reply message: Bit assignments 47 12. Reply message: Bit assignments 47 13. Demand message: Field assignments 49 14. Demand message: Bit assignments 49 15. Command/Reply sequence: Read operation, byte-serial mode 63 16. Command/Reply sequence: Read operation, byte-serial mode 63 17. Command/Reply sequence: Read operation, byte-serial mode 67 18. Command/Reply sequence: Read operation, byte-serial mode 67 19. Command/Reply sequence: Control operation, byte-serial mode 67 20. Command/Reply sequence: Read operation, byte-serial mode 67 21. Example of the use of Bus 1 and Bus 2 contacts at D-ports 79 22. Demand message generation 71 23. Example of clock and data signals at D-ports 71 24. Interim example of balanced receiver 79 25. Interim example of balanced receiver 79 26. Examples of circuits for Cortor Sig			550	
V. Summary of characteristics of balanced receiver				
VI. Standards for control signals at D-ports 103				
VIII				
IX. Initial state of Satus Registre bits after power-up 127	•			
X. Contract assignments at SGL-Bacoder connector	V			
XI. Contact assignments at SGL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 167 XIII. Error indications in Reply message 189	. •			•
XII. SCL-Encoder connector: Signal standards and pull-up current sources for all signals other than coded-N 157 XIII. Error indications in Reply message 189 Figures: 1. CAMAC Serial Highway loop configuration 27 2. Basic message format 27 3. Bit-serial byte-frame 29 4. Direct D-port interconnection 1. A.A.D.A.R.D. P.R.L.V. E.A.V. 29 5. Indirect connection via "undefined" standards 31 6. Compatible devices 31 7. Command message: Bit assignments 45 8. Command message: Bit assignments 45 9. Truncated command message: Bit assignments 45 9. Truncated command message: Bit assignments 45 11. Reply message: Bit assignments 47 12. Reply message: Bit assignments 47 13. Demand message: Bit assignments 49 14. Demand message: Bit assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, bit-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 65 18. Command/Reply sequence: Write operation, bit-serial mode 67 19. Command/Reply sequence: Write operation, bit-serial mode 67 10. Command/Reply sequence: Write operation, bit-serial mode 67 11. Example of message septence in a loop having three SCCs 79 12. Demand message special control operation, bit-serial mode 71 13. Demand message sequence in a loop having three SCCs 79 14. Interim example of balanced transmitter 71 15. Example of message sequence in a loop having three SCCs 79 15. Example of fire use of Bus 1 and Bus 2 contacts at D-ports 71 16. Example of before the use of Bus 1 and Bus 2 contacts at D-ports 71 17. Timing of clock and data signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 18. Example of associated parts of SCC and SGL-Encoder connector and received Bit/Byte Clock signals 161 19. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 19. Readionship between signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 19. Reample of Loop Collapse switching for one D-port signal 30 19. Seam				
Figures: 189				
CAMAC Serial Highway toop configuration				
1. CAMAC Serial Highway loop configuration	^	III. Effor indications in Reply message	105	
1. CAMAC Serial Highway loop configuration				
1. CAMAC Serial Highway loop configuration	•	Tourness :		
2. Basic message format	F		0.7	
Bit-serial byte-frame		1. CAMAC Serial Highway loop configuration		
5. Indirect connection via "undefined" standards				
5. Indirect connection via "undefined" standards	. •	3. Bit-serial byte-frame 4. Direct D part interconnection		* 4
6. Compatible devices (Standards, 141) 31 7. Command message: Bit assignments 45 8. Command message: Field assignments 45 9. Truncated command message: Bit assignments 47 10. Truncated command message: Field assignments 47 11. Reply message: Bit assignments 47 12. Reply message: Field assignments 47 13. Demand message: Field assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, byte-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, bit-serial mode 69 19. Command/Reply sequence: Control operation, byte-serial mode 71 20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message sequence in a loop having three SCCs 79 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 71 24. Interim example of balanced transmitter 79 25. Interim example of balanced transmitter 79 26. Examples of circuits for Control Signal Sources and Receivers 79 27. Timing of clock and data signals at D-ports 111 28. Example of Bypass switching for one D-port signal 71 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between signals at SGL-Encoder connector and received Bit/Byte Clock signals 163 31. Example of Bypass switching for one D-port signal 183 32. Example of Bypass switching for one D-port signal 185 33. Geometric error detection basic principle		5 Indirect connection via "undefined" standards		
7. Command message: Bit assignments		6. Compatible devices	31	
8. Command message: Field assignments SISTED 417 S22005. 9. Truncated command message: Bit assignments dandards/sist/28d354c6-0123-4049-9a92-47 10. Truncated command message: Field assignments 47 11. Reply message: Bit assignments 47 12. Reply message: Bit assignments 47 13. Demand message: Field assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, bit-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, bit-serial mode 69 19. Command/Reply sequence: Control operation, bit-serial mode 71 20. Command/Reply sequence: Control operation, bit-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message seneration 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced transmitter 93 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 163 31. Example of Loop Collapse switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 183 33. Geometric error detection basic principle 187			45	
9. Truncated command message: Field assignments and and and assignments and and and assignments 47 11. Reply message: Bit assignments 47 12. Reply message: Bit assignments 47 13. Demand message: Field assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, bit-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, bit-serial mode 69 19. Command/Reply sequence: Control operation, bit-serial mode 71 20. Command/Reply sequence: Control operation, bit-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 110 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 183 33. Geometric error detection basic principle 187			45	
10. Truncated command message: Field assignments 47 11. Reply message: Bit assignments 47 12. Reply message: Field assignments 47 13. Demand message: Field assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, byte-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, bit-serial mode 69 19. Command/Reply sequence: Control operation, bit-serial mode 71 20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced transmitter 93 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 183 33. Geometric error detection basic principle 187		9. Truncated command message: Bit assignments		
12. Reply message: Field assignments 47 13. Demand message: Bit assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, byte-serial mode 65 17. Command/Reply sequence: Write operation, byte-serial mode 67 18. Command/Reply sequence: Write operation, byte-serial mode 69 19. Command/Reply sequence: Control operation, byte-serial mode 71 20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between Signals at SGL-Encoder Connector concerned with Demand M	1	0. Truncated command message: Field assignments		
13. Demand message: Bit assignments 49 14. Demand message: Field assignments 49 15. Command/Reply sequence: Read operation, bit-serial mode 63 16. Command/Reply sequence: Read operation, byte-serial mode 65 17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, byte-serial mode 69 19. Command/Reply sequence: Control operation, bit-serial mode 71 20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus I and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation 163 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 185 33. Geometric error detection basic principle 187				
14. Demand message: Field assignments				
15. Command/Reply sequence: Read operation, bit-serial mode				
16. Command/Reply sequence: Read operation, byte-serial mode		5. Command/Reply sequence: Read operation, bit-serial mode	63	
17. Command/Reply sequence: Write operation, bit-serial mode 67 18. Command/Reply sequence: Write operation, byte-serial mode 69 19. Command/Reply sequence: Control operation, bit-serial mode 71 20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation 163 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 185 33. Geometric error detection basic principle 187				
19. Command/Reply sequence: Control operation, bit-serial mode				
20. Command/Reply sequence: Control operation, byte-serial mode 71 21. Example of message sequence in a loop having three SCCs 79 22. Demand message generation 81 23. Example of the use of Bus 1 and Bus 2 contacts at D-ports 93 24. Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation 163 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 185 33. Geometric error detection basic principle 187	:			
21. Example of message sequence in a loop having three SCCs	:			
22.Demand message generation8123.Example of the use of Bus 1 and Bus 2 contacts at D-ports9324.Interim example of balanced transmitter9325.Interim example of balanced receiver9526.Examples of circuits for Control Signal Sources and Receivers9727.Timing of clock and data signals at D-ports11128.Example of associated parts of SCC and SGL Encoder15929.Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals16130.Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation16331.Example of Bypass switching for one D-port signal18332.Example of Loop Collapse switching for one D-port signal18533.Geometric error detection basic principle187		0. Command/Reply sequence: Control operation, byte-serial mode	71	
23. Example of the use of Bus 1 and Bus 2 contacts at D-ports				
Interim example of balanced transmitter 93 25. Interim example of balanced receiver 95 26. Examples of circuits for Control Signal Sources and Receivers 97 27. Timing of clock and data signals at D-ports 111 28. Example of associated parts of SCC and SGL Encoder 159 29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals 161 30. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation 163 31. Example of Bypass switching for one D-port signal 183 32. Example of Loop Collapse switching for one D-port signal 185 33. Geometric error detection basic principle 187				
25. Interim example of balanced receiver				
26. Examples of circuits for Control Signal Sources and Receivers				
Timing of clock and data signals at D-ports				
Example of associated parts of SCC and SGL Encoder	•	7. Timing of clock and data signals at D-ports	111	
30. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation		8. Example of associated parts of SCC and SGL Encoder	159	
31. Example of Bypass switching for one D-port signal	:	29. Relationship between Byte Clock signals at SGL-Encoder connector and received Bit/Byte Clock signals	161	
32. Example of Loop Collapse switching for one D-port signal		80. Relationship between signals at SGL-Encoder Connector concerned with Demand Message Generation	163	
33. Geometric error detection basic principle		31. Example of Bypass switching for one D-port signal	185	
34. Geometric error detection as applied to the Serial Highway	•	Example of Loop Collapse switching for one D-port signal	187	
34. Ocollegic citor detection as applied to the octal raigancy		Observation error detection as applied to the Serial Highway	187	
		94. Ocollicule citor detection as approve to the serial ingurary		
		,		

Figure	s:	•	Page
35.	Major-State S	equence in SCC	201
36.	Major-State S	equence in SCC — Omitting All Error Conditions	203
App	endix A — Spec	oification of CAMAC Serial Crate Controller Type-L2 (SCC-L2)	
	A1	Interpretation	205
	A2	General features of SCC-L2	205
	A3	Messages for SCC-L2	
	A4	Serial Highway D-ports on SCC-L2	207
	A5	Internal structure of SCC-L2	207
	A6	Front Panel features of SCC-L2	209
•	A7	SGL-Encoder connector on SCC-L2	211
4		To Company	
APP		plementary Information	
	B1	Transition diagram	
	B2	Flow chart	213
	В3	Block diagram	213
		Figure B.1 Transition diagram for Serial Crate Controller Type L2	219
ALP	HABETICAL INDEX	· · · · · · · · · · · · · · · · · · ·	229
		Figure B.2 Implementation Independent Flow Chart of SCC-L2	
		Figure B.3 Serial Crate Controller SCC-L2 — Block Diagram	

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST HD 417 S2:2003</u> https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

INTERNATIONAL ELECTROTECHNICAL COMMISSION

CAMAC — SERIAL HIGHWAY INTERFACE SYSTEM

FOREWORD

- 1) The formal decisions or agreements of the IEC on technical matters, prepared by Technical Committees on which all the National Committees having a special interest therein are represented, express, as nearly as possible, an international consensus of opinion on the subjects dealt with.
- 2) They have the form of recommendations for international use and they are accepted by the National Committees in that sense
- 3) In order to promote international unification, the IEC expresses the wish that all National Committees should adopt the text of the IEC recommendation for their national rules in so far as national conditions will permit. Any divergence between the IEC recommendation and the corresponding national rules should, as far as possible, be clearly indicated in the latter.
- 4) The IEC has not laid down any procedure concerning marking as an indication of approval and has no responsibility when an item of equipment is declared to comply with one of its recommendations.

iTeh STANDARD PREVIEW

This standard has been prepared by IEC Technical Committee No. 45, Nuclear Instrumentation.

The Advisory Committee on Electronics and Telecommunications (ACET) has recommended that Technical Committee No. 45 should be responsible for the introduction of IEC standards based on features of the CAMAC standard interface.

This standard defines a serial highway interface system for use with CAMAC crate-assemblies in accordance with IEC Standard 516 and with other controlled devices. It is based on the Standards IEEE 595 and EUR 6100e, as developed by the NIM Committee of the U.S. Energy Research and Development Administration and the ESONE Committee of European Laboratories. A parallel highway interface system, also intended for use with IEC Publication 516, is defined in IEC Publication 552. Other devices and buses, such as that of IEC Publication 625-1, can be readily incorporated into the CAMAC system through an interfacing module.

A first draft was discussed at the meeting held in Milan in 1974. As a result of the meeting held in Baden-Baden in 1977, a draft, Document 45(Central Office)111, was submitted to the National Committees for approval under the Six Months' Rule in November 1977.

The National Committees of the following countries voted explicitly in favour of publication:

Belgium Japan Switzerland Netherlands Canada Turkey Egypt Poland Union of Soviet Socialist Republics Finland Romania France South Africa (Republic of) United Kingdom Germany Spain United States of America **Italy** Sweden

No license or other permission is needed in order to use this standard.

Note. — Standard IEC symbols will be introduced systematically in all figures in later editions, as feasible.

Other IEC publications quoted in this standard:

Publications Nos. 516: A Modular Instrumentation System for Data Handling; CAMAC System.

552: CAMAC — Organization of Multi-crate Systems. Specification of the Branch-Highway and CAMAC Crate Controller Type A1.

625-1: An Interface System for Programmable Measuring Instruments (Byte serial, Bit parallel), Part 1: Functional Specifications, Electrical Specifications, Mechanical Specifications, System Applications and Requirements for the Designer and User.

CAMAC — SERIAL HIGHWAY INTERFACE SYSTEM

SECTION ONE — GENERAL

1. Scope

This standard is applicable to a certain interface system called CAMAC Serial Highway System, designed to be used as a standard interface between a number of CAMAC measuring instruments, display units, control units, actuators, data processing equipment (computers) and communication equipment.

The Serial Highway System is essentially a unidirectional loop used to circulate byte-organized* messages, and to which are connected a System Controller and up to 62 CAMAC crate-assemblies, in accordance with IEC Publication 516: A Modular Instrumentation System for Data Handling: CAMAC System, or other controlled devices. The highway transfers data and control information in either bit-serial mode (using one data signal and a bit-clock signal) or byte-serial mode (using eight data signals and a byte-clock signal). Clock rates up to 5 MHz may be used, depending on individual system characteristics.

iTeh STANDARD PREVIEW

In the primary application, the controlled devices are CAMAC crate assemblies, with Serial Crate Controllers which conform to a defined message structure. In this application the Serial Highway is intended to complement the Parallel Highway defined in IEC Publication 552, CAMAC Organization of Multi-crate Systems. Specification of the Branch Highway and CAMAC Crate Controller Type Applalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

This system will be attractive in certain applications that the Parallel Highway was not designed to cover, for example, where there are long distances between crates, or where simplicity of interconnections is desirable. However, the time required to perform a complete operation, including a Dataway cycle, will generally be longer in a serial system than on the Parallel Highway.

The Serial Highway System is defined primarily in terms of the message format and signal standards at the input and output ports of devices connected to the highway. Interconnections between devices may be made directly, using the defined signal standards, or indirectly through communications channels with other signal standards and types of modulation.

This standard also applies partly to controlled devices connected to the Serial Highway, not necessarily constructed in CAMAC format or controlled by CAMAC commands.

Serial Crate Controllers conforming to the full specification and devices conforming to a certain subset of the full specification can co-exist on the highway without mutual interference.

^{*} In this standard, the French term caractère and the English word "byte" are equivalent. The definition is that of ISO 2382/IV, term 04-02-01.

2. Object

To describe and specify the CAMAC Serial Highway System. To define the message formats and signal standards.

This standard is supplementary to the standards laid down in IEC Publication 516 and should be read in conjunction with that publication. No part of this standard is intended to supersede or modify IEC Publication 516.

This standard:

- a) lays down mandatory requirements;
- b) defines recommended or preferred practices, to be followed unless there are sound reasons to the contrary;
- c) gives examples of permitted practices.

The Serial Crate Controllers referred to in this standard are not necessarily interchangeable. Appendix A, however, defines a Serial Crate Controller, Type L2, in a more restrictive way, so that units produced by different manufacturers to this specification are operationally interchangeable.

In order to *conform* with this standard, an equipment or a system shall satisfy all the mandatory requirements included in this publication, except the appendices. If constructed as a CAMAC plug-in unit, the equipment shall also satisfy the mandatory requirements of IEC Publication 516.

In order to *conform* with the standard specification of the CAMAC Serial Crate Controller, Type L2, equipment shall satisfy all the mandatory requirements of Appendix A.

In order to be *compatible* with this standard, equipment need not satisfy all the mandatory requirements, provided it does not interfere with the full operation of all the features of the Serial Highway and of the Serial Crate Controller (including Type L2) as defined in this standard.

SIST HD 417 S2:2003

This standard is not intended to exclude the use of compatible equipment (in the above sense), even if it does not conform fully to this standard or is not constructed as CAMAC plug-in units.

3. Terminology: Interpretation of this standard

In this standard there are mandatory requirements, recommendations and examples of permitted practice.

Mandatory clauses of the standard are written in bold type as here, and usually include the word shall.

Definitions of recommended or preferred practice (to be followed unless there are sound reasons to the contrary) include the word *should*.

Examples of permitted practice generally include the word may, and leave freedom of choice to the designer or user.

4. Abbreviations and symbols

The following abbreviations and symbols are used in this standard (list, page 17).

The single letter designations L, M, N, P and R (prefixed in some cases by "CC") are reserved for future use in connection with this standard and shall not be used, except as later assigned.

	•
•	Abbreviations and Symbols
A	Sub-address (Dataway signal)*
ACL	Auxiliary Controller Lockout
В	Busy (Dataway signal)*
BCK	Byte Clock
C	CLEAR (Dataway signal)*
CBY	CONTROLLER BUSY
DSBY	Demand Busy
DERR	Delayed Error
DEKK	Demand Message Initiate
	DELAYED Q RESPONSE
DSQ	DELAYED COMMAND ACCEPTED RESPONSE
DSX	
ERPT	External Repeat
ERR ·	Error bit
Ī	INHIBIT (Dataway signal)*
L	Look-at-Me (Dataway signal)*
LAM	Look-at-Me (Demand)
LSB	Least Significant bit
·MI	Message Identification
MSB	Most Significant bit
N	Station Number (Dataway signal)*
NRZL	Non-Return-to-Zero-Level
PH	Parallel Highway of IEC Publication 5521.21)
Q	Response, Status (Dataway signal)*
S	Prefix for Serial Highway fields and bits
S1	STROBE (Datawaya signal) standards/sist/28d354c6-0123-4049-9a92-
S2	STROBE (Dataway signal) 56f9/sist-hd-417-s2-2003
SA	Sub-address bit
SC	Crate address bit
SCC	Serial Crate Controller
SCC-L2	Serial Crate Controller, Type L2
SD	Serial Driver
SF	Function bit
SGL	Serial Graded LAM (Demand)
SGLE	DEMAND MESSAGE bits from SGL Encoder
SH	Serial Highway of this standard
SLP	Selected-LAM Present
SN	STATION NUMBER bit
SQ	Q-Response bit
SR	Read bit
STIM	Start Timer
SW	Write bit
SX	COMMAND ACCEPTED bit
T	Clock period
TIMO	Time-out
X	Command accepted (Dataway signal)*
Z	Initialize (Dataway signal)*
_	

^{*} See IEC Publication 516.

SECTION TWO — PRINCIPLES OF THE SERIAL HIGHWAY SYSTEM

This section summarizes the basic principles that apply to all devices connected to the Serial Highway (SH). All other sections of this standard are concerned with the primary applications, where the connected devices are CAMAC crate-assemblies with Serial Crate Controllers.

5. Configuration

The Serial Highway interconnects a master device (the Serial Driver) and up to 62 CAMAC crate-assemblies or other controlled devices. At any time there is only one active master device, but the standard does not exclude systems in which more than one device is capable of acting as master. Figure 1, page 27, shows the basic configuration.

The addressing scheme allows a maximum of 62 controlled devices, whose assigned addresses need not be related to the actual sequence of devices along the highway.

The Serial Highway (SH) forms a unidirectional loop from the output port of the Serial Driver (SD), through each controlled device in turn, and back to the input port of the Serial Driver. (When describing conditions with respect to a particular device, it is often convenient to use the term "upstream" to refer to the part of the SH between the output port of the SD and the device, and the term "downstream" to refer to the part between the device and the input port of the SD.)

SIST HD 417 S2:2003

https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

6. Messages

All messages transmitted on the Serial Highway consist of sequences of 8-bit bytes as shown in Figure 2, page 27. All information related to the message is contained within these 8-bit bytes.

The eight bits constituting a byte are labelled Bit 1 (least significant) to Bit 8 (most significant). In all bytes, Bits 1 to 6 are available for information fields.

Bit 7 of every byte is a DELIMITER bit, which allows receiving devices to identify the first and last bytes of each message.

Bit 8 is available for use as an odd-parity bit (with appropriate value so that the byte contains an odd number of bits in the logic "1" state). It is always used in this way in the first and last bytes of a message, and in all bytes of messages associated with CAMAC Serial Crate Controllers.

Every message starts with a "HEADER" byte. This includes a device address (a Crate Address when the device is a Serial Crate Controller). In a message from the SD, the Header byte contains the address of the destination. In a message to the SD, it contains the address of the source. Bit 7 of the HEADER byte is at logic "0" and Bit 8 conserves odd parity over the whole byte.

Every message ends with a DELIMITER byte, in which Bit 7 is at logic "1" and Bit 8 conserves odd parity.

The length and content of the "text" between the HEADER byte and the DELIMITER byte of a message can be chosen to suit the needs of the individual device. In principle, it need not be uniform for all devices in a system. In each byte between the HEADER byte and the DELIMITER byte, Bit 7 is at logic "0".

If there are any bytes between the DELIMITER byte of one message and the HEADER byte of the next, they are also DELIMITER bytes with Bit 7 at logic "1".

Thus, the HEADER byte of a message can be identified because, after one or more bytes with Bit 7 at logic "1", it is the first byte with Bit 7 at logic "0". Similarly, the last byte of a message can be identified because, after one or more bytes with Bit 7 at logic "0", it is the first byte with Bit 7 at logic "1".

Error detection over a block of bytes constituting a message or part of a message can be provided by the combination of byte-parity in Bit 8 of each byte and a set of columns-parity bits in bits 1 to 6 of the last byte of the block. This "Geometric Error-Detection Code" detects all 1-bit, 2-bit and 3-bit errors, and most errors with 4 or more bits. The scheme offers good protection against bursts of errors and is easy to implement by hardware or software.

7. Transmission of bytes

Bytes are transmitted either in bit-serial mode (using one data signal and an accompanying bit-clock signal) or in byte-serial mode (using eight data signals and an accompanying byte-clock signal). In bit-serial mode, the 8-bit byte is transmitted with the least significant bit (bit 1) first. It is preceded by a START bit (logic '0') and followed by a STOP bit and optional PAUSE bits (logic "1") as shown in Figure 3, page 29. The START and STOP bits form a byte-frame from which receiving devices can recover a byte-clock.

https://standards.iteh.ai/catalog/standards/sist/28d354c6-0123-4049-9a92-9427d33266f9/sist-hd-417-s2-2003

In the text of this standard, the bit-pattern of an 8-bit byte with least significant bit "l" and most significant bit "m" is represented by the bit string (miiiiiil)₂. The same byte with START and STOP bits is represented by the bit string $(1, \text{miiiiii} l, 0)_2$.

The message structure and protocol of the Serial Highway are identical in the two modes of transmission.

Throughout a Serial Highway System, bytes are transferred in synchronism with the byte-clock, which accompanies the data in byte-serial mode and is derived from the byte-framing in bit-serial mode.

In each byte-clock period, each device receives one byte and transmits one byte, but the contents (bits 1 to 8) of the received and transmitted bytes are not always identical. Devices normally retransmit the contents of all received bytes, although the contents of a byte received in one byte-period may be retransmitted in a later byte-period. A device can generate a message by interrupting this process of retransmission. The contents of the required number of bytes are generated by the device, and the contents of a corresponding number of received bytes are not retransmitted. The message protocol should ensure that these received bytes do not contain important information. For example, they may be SPACE or WAIT bytes as defined in Section Three.