INTERNATIONAL STANDARD





INTERNATIONAL ORGANIZATION FOR STANDARDIZATION ORGANISATION INTERNATIONALE DE NORMALISATION MEЖДУНАРОДНАЯ ОРГАНИЗАЦИЯ ПО СТАНДАРТИЗАЦИИ

Fluid power systems and components — Fluid logic circuits —

Part 1: Symbols for binary logic and related functions (standards.iteh.ai)

Transmissions hydrauliques et pneumatiques <u>Hogique par les</u> fluides – https://standards.iteh.ai/catalog/standards/sist/031bb279-e408-4505-aa1b-Partie 1: Symboles pour fonctions logiques binaires et connexes Indel d'IdaDd/iso-5/84-1-1988

> Reference number ISO 5784-1 : 1988 (E)

Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

Draft International Standards adopted by the technical committees are circulated to the member bodies for approval before their acceptance as International Standards by the ISO Council. They are approved in accordance with ISO procedures requiring at CVIEW least 75 % approval by the member bodies voting.

(standards.iteh.ai)

International Standard ISO 5784-1 was prepared by Technical Committee ISO/TC 131, Fluid power systems.

ISO 5784-1:1988

https://standards.iteh.ai/catalog/standards/sist/031bb279-e408-4505-aa1b-

Users should note that all International Standards undergo revision from time to time and that any reference made herein to any other International Standard implies its latest edition, unless otherwise stated.

International Organization for Standardization, 1988 • C

Printed in Switzerland

Contents

		Page
0 Inte	oduction	1
1 Sc	ope and field of application	1
2 Re	ferences	1
3 De	finitions	1
4 Ge	neral	1
iTeh STA	mposition of the symbols and rules for their use	1
(star	General rules itch.ai)	1
5.2	Composition of the symbols	2
https://standards.iteh.ai5.3a	Resition of the qualifying symbol for the logic function	2
fld81 5.4	d14a554/iso-5784-1-1988 Additional information	2
5.5	Combination of symbols	3
5.6	Direction of information flow	3
5.7	Inputs and outputs	3
6 Co	mbinative functions	5
6.1	Basic rule for the composition of the symbol	5
6.2	Elementary combinative functions	5
6.3	Derived combinative functions — Examples	6
6.4	Complex combinative functions	. 8
7 De	lay elements	. 9
7.1	General	. 9
7.2	Delay elements	. 9
7.3	Delay elements — Examples	. 11
8 Se	equential functions	. 12
8.1	Binary memory functions	. 12
8.2	Other binary memory functions — Examples	. 16

9	Co	nplementary symbols	18
	9.1	Threshold detector (Schmitt trigger)	18
	9.2	Amplifiers	18
	9.3	Other inputs and outputs	19
10	Exa	mples of symbols association (association of elementary symbols)	20
11	lde	ntification statement	21

iTeh STANDARD PREVIEW (standards.iteh.ai)

•

<u>ISO 5784-1:1988</u> https://standards.iteh.ai/catalog/standards/sist/031bb279-e408-4505-aa1bfld81d14a554/iso-5784-1-1988

Fluid power systems and components — Fluid logic circuits —

Part 1: Symbols for binary logic and related functions

0 Introduction

0.1 In fluid power systems, power is transmitted and controlled through a fluid (liquid or gas) under pressure within a circuit.

Graphical symbols are used in diagrams of hydraulic and pneumatic equipment and accessories for fluid power transmission.

0.2 ISO 5784 on symbols for fluid logic circuits comprises the following three parts:

Part 1: Symbols for binary logic and related functions.

Part 2: Symbols for supply and exhausts as related to logic symbols.

Part 3: Symbols for logic sequencers and related functions.

1 Scope and field of application

This part of ISO 5784 defines graphical symbols for binary logic and related functions and gives some rules concerning their use in circuit diagrams.

Symbols given in this part of ISO 5784 shall be used for all documents and circuit diagrams concerning logic and related functions for data processing, especially in fluid logic circuits.

2 References

ISO 1219, Fluid power systems and components – Graphic symbols. $^{1)} \label{eq:symbols}$

ISO 5598, Fluid power systems and components – Vocabulary.

IEC Publication 617-12, Graphical symbols for diagrams – Part 12: Binary logic elements.

3 Definitions

For the purposes of this part of ISO 5784, the definitions given in ISO 5598 apply.

4 General

The two values of a binary digital variable are assigned logic states which may be represented by any two arbitrary symbols. It has become usual practice to use the symbols 0 and 1 for this purpose.

fluid logic applications the logic states represent two different pressure levels. Normally the higher pressure level represents the logic state 1 (positive logic).

5 Composition of the symbols and rules for their use

5.1 General rules

The following rules are applicable to all the symbols presented in this part of ISO 5784.

The form A symbols in this part of ISO 5784 are in accordance with IEC Publication 617-12 and are to be preferred; the form B symbols, although currently used, are not preferred for future use.

This part of ISO 5784 gives the most currently used logic functions and shows also how to apply these rules. Subject to these rules any other symbols may be developed.

NOTES

1 The following examples make use of the letters X, Y, Z, S... a, b, c, etc., to define logic equations. The convention is used for convenience only and should not be taken as part of the requirements laid down in this part of ISO 5784.

2 The addition of truth tables and Boolean equations are meant as explanations; they are not part of the requirements laid down in this part of ISO 5784.

1) The cross-reference to item 8.1.1 in ISO 1219 applies to the first edition published in 1976.

1

5.2 Composition of the symbols

A symbol comprises the following parts:

a) An outline

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 200-05/1		Logic element: General symbol	D
5 200-06/1		The choice of form A or B is left to the user but reference shall be made to 5.1. However in any given circuit diagram, only one form (either A or B) shall be used. NOTE — The aspect ratio is arbitrary.	D

b) A qualifying symbol denoting the logic function

This is a symbol which specifies the required logic operation. In certain cases, this symbol may be accompanied by numerical values necessary to define the function of the element near site of the

This symbol and/or these numerical values are drawn usually inside the outline.

<u>ISO 5784-1:1988</u>

c) Indicators for inputs and outputs/standards.iteh.ai/catalog/standards/sist/031bb279-e408-4505-aa1b-

fld81d14a554/iso-5784-1-1988

Each of these indicators is related to the input or the output against which it appears. The indicators shall be positioned as indicated in clause 5.3.

5.3 Position of the qualifying symbol for the logic function

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 300-05/1	×	The qualifying symbol for the function or the numerical values is (are) located in the top centre of the outline or in the centre (form A) or in the centre of the outline (form B).	×

5.4 Additional information

Any kind of additional information, e.g. type, function or location of the element, shall be written outside the outline of the symbol, below or following the qualifying symbol.

¹⁾ This form is not preferred for future use (see 5.1).

5.5 Combination of symbols

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 500-05/1		Separated symbols shall be used in logic circuit diagrams; however, to reduce space required on the diagram, symbols for basic operations may be joined together but the following rules shall then be complied with:	B
5 500-06/1		a) there is no logic connection when the half-circles are tangents (form B) or the common line to two symbols is in the direction of information flow (form A);b) there is single logic connection, without logic inversion, when the common line to two symbols is perpendicular to the direction of information flow.	R

5.6 Direction of information flow

Code number	Graphical symbol	Description
5 600-05/1	Iso 5784-1:1988 https://standards.iteh.ai/catalog/standards/sist/031bb27 f1d81d14a554/iso-5784-1-1988	In principle, the information flow is directed from left to right or from top to bottom. If this is not possible and the direction of infor- mation flow is not obvious, lines carrying infor- mation with arrow heads may be marked which -shall not be located adjacent to the logic symbol at inputs and outputs.

5.7 Inputs and outputs

5.7.1 Input and output connections to the symbol

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 710-05/1	Inputs Outputs	The inputs and outputs are located on opposite sides of the symbol.	Inputs Outputs
5 710-06/1	Inputs Outputs	A logic symbol may have any number of inputs and outputs providing the symbol definition requirements are met.	Inputs Outputs

¹⁾ This form is not preferred for future use (see 5.1).

5.7.2 Negation

The state of the logic variable at an input or output is reversed if the logic negation indicator is applied.

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 720-05/1	o	Logic negation indicator (complement)	0
5 720-10/1	a	Negated input	Q
5 720-15/1		Negated output NOTE — The line of input or output may be drawn through the circle.	\sum

5.7.3 Inhibiting and negated inhibiting inputs

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 730-05/1	https://stand	 Inhibiting input: a) an inhibiting input of a digital element standing at its defined 1-state prevents the output variable of that element from standing at its defined 1-state (or its 0-state if the output is negated) whatever the value of the other input variables; enalles b) when the inhibiting input stands at its 0-state the qualifying symbol of the element applies to those inputs which are neither inhibiting inputs. 1108/10310579-6408-4505-at b-1108/1042554/iso-5784-1-1988 Negated inhibiting input: 	-+ D
5 730-10/1	-4	 a) a negated inhibiting input of a digital element standing at its 0-state prevents the output variable of that element from standing at its defined 1-state (or its 0-state if the output is negated) whatever the value of the other input variables; b) when the negated inhibiting input stands at its defined 1-state the qualifying symbol of the element applies to those inputs which are neither inhibiting inputs nor negated inhibiting inputs. 	–₄

5.7.4 Static and dynamic inputs

5.7.4.1 Static input

A static input is one such that 1-state is defined as the presence of a particular digital level, and the 0-state as the presence of the other logic level.

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 741-05/1		Static input	\rightarrow

¹⁾ This form is not preferred for future use (see 5.1).

5.7.4.2 Dynamic input

A dynamic input is one such that the 1-state is defined as the transition from a particular digital level to the other digital level and not by the presence of one of these logic levels.

Code number	Graphical symbol Form A	Description	Graphical symbol Form B ¹⁾
5 742-05/1		Dynamic input for which the dynamic 1-state is defined by the transition from the static 0-state to the static 1-state.	\rightarrow
5 742-10/1		Dynamic input for which the dynamic 1-state is defined by the transition from the static 1-state to the static 0-state.	

6 Combinative functions

6.1 Basic rule for the composition of the symbol

The qualifying symbol indicates the number of inputs which shall necessarily assume the defined 1-state so as to cause the output to assume its defined 1-state provided that the output is not negated.

6.2 Elementary combinative functions

Code number	Graphical symbol https://sEettarAs.iteh.ai/cata	ISO 5784-1:1988 Description log/standards/sist/031bb279-e408-4505-aa1b-	Graphical symbol Form B ¹⁾
6 200-05/1	x 1 s	114a554/iso-5784-1-1988YES function $\overline{X \ S}$ 0 01 11 1S = X	<u>x</u>
6 200-10/1	<u>x</u> 1 <u>s</u>	NO function The output will stand at its 0-state if, and only if, the input stands at its defined 1-state.	x Do-s
6 200-11/1	<u>x</u> 1 <u>s</u>	$\begin{array}{c} X \mid S \\ \hline 0 \mid 1 \\ \hline 1 \mid 0 \end{array} \qquad \qquad S = X$	x o s

1) This form is not preferred for future use (see 5.1).

Graphical symbol **Graphical** symbol Code number Description Form B¹⁾ Form A X Y Z S 0 0 0 0 AND function 0010 The output will stand at its & 0 1 0 0 defined 1-state if, and only S S if, all of the inputs stand at 6 200-15/1 0 1 1 0 their defined 1-states. 1 0 0 0 1 0 1 0 S = X Y Z1 1 0 0 1 1 1 1 XYZS **OR** function 0000 The output will stand at its 0011 defined 1-state if, and only ≥1 0 1 0 1 if, one or more of its inputs S S 0 1 1 1 6 200-20/1 stand at their defined 1001 1-states. 1 0 1 1 S = X + Y + Z1 1 0 1 iTeh S AND arises. tanda ai

6.2 Elementary combinative functions (concluded)

6.3 Derived combinative functions – Examples ISO 5784-1:1988

Code number	Graphical symbol Form A	fld81d14a554/iso-5784-1-1988 Description	Graphical symbol Form B ¹⁾
6 300-05/1	$\frac{X}{Y} \ge 1$	$X Y Z S$ 0 0 0 1NOR function, i.e. OR function tion with negated output0 0 1 0 0 1 0 0The output will stand at its 0-state if, and only if, at least one input stands at its defined 1-state.1 0 0 1 1 0 0 1 1 1 0 $S = \overline{X + Y + Z}$	X Y Z S
6 300-10/1	$\frac{X}{Y}$	X Y Z Y Z S 0 0 1 function with negated output 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 0 1 1 0 1 1 0 1 1 0 1) <u>X</u> <u>Y</u> <u>Z</u>

¹⁾ This form is not preferred for future use (see 5.1).

Graphical symbol Graphical symbol Description Code number Form B¹⁾ Form A $X \mid Y \mid Z \mid S$ AND function with one or more negated input(s) 0 0 0 0 0 0 1 0 The output will stand at its & 0 1 0 0 defined 1-state if, and only S S if, all non-negated inputs 0 1 1 1 6 300-15/1 stand at their defined 1000 1-states and all negated in-1010 puts stand at their 0-states. 1 1 0 0 $S = \overline{X} Y Z$ 1 1 1 0 $X \mid Y \mid Z \mid S$ OR function with one or more negated input(s) 0 0 0 1 0 0 1 1 The output will stand at its ≥1 defined 1-state if, and only if, 0 1 0 1 S S one or more non-negated in-0 6 300-20/1 1 1 1 put(s) stand at their defined 0 0 0 1-states and/or one or more negated inputs stand at their 0 Q-states. 0 đ (stand 1 S = X + Y + Z1 1 1 1 031bb279-e408-4505-aa1b-OR function with one inhttps://standards.iteh.ai/catal XYZS fld81d 0 0 0 0 hibiting input 0 0 1 1 The output will stand at its ≥1 0 1 0 1 defined 1-state if, and only if, S S 0 1 1 1 one or more non-inhibiting 6 300-25/1 input(s) stand at their defin-1000 ed 1-states and the inhibiting 1010 input stands at its 0-state. 1 1 0 0 $S = \overline{X} (Y + Z)$ 1 1 1 0 X | Y | Z | SOR function with one 0000 negated inhibiting input 0 0 1 0 The output will stand at its >1 defined 1-state if, and only if, 0 1 0 0 S S one or more non-negated in-0 1 1 0 6 300-30/1 hibiting input(s) stand at 1000 their defined 1-states and the negated inhibiting 1011 input stands at its 1-state. 1 1 0 1 S = X (Y + Z)1 1 1 1

6.3 Derived combinative functions - Examples (concluded)

¹⁾ This form is not preferred for future use (see 5.1).