

INTERNATIONAL STANDARD

NORME INTERNATIONALE

Printed boards and printed board assemblies – Design and use –
Part 5-3: Attachment (land/joint) considerations – Components with gull-wing
leads on two sides ITEH STANDARD PREVIEW
(standards.iteh.ai)

Cartes imprimées et cartes imprimées équipées – Conception et utilisation –
Partie 5-3: Considérations sur les liaisons pistes-soudures – Composants à
sorties en aile de mouette sur deux côtés IEC 61188-5-3:2007
<https://standards.iteh.ai/catalog/standards/silva/acta9537-ic61188-5-3-2007>





THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2007 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester.

If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de la CEI ou du Comité national de la CEI du pays du demandeur.

Si vous avez des questions sur le copyright de la CEI ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de la CEI de votre pays de résidence.

IEC Central Office
3, rue de Varembé
CH-1211 Geneva 20
Switzerland
Email: inmail@iec.ch
Web: www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

■ Catalogue of IEC publications: www.iec.ch/searchpub
The IEC on-line Catalogue enables you to search by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, withdrawn and replaced publications.

■ IEC Just Published: www.iec.ch/online_news/justpub
Stay up to date on all new IEC publications. Just Published details twice a month all new publications released. Available on-line and also by email. IEC 61188-5-3:2007

iTech STANDARD PREVIEW
(standards.iteh.ai)

■ Electropedia: www.electropedia.org
The world's leading online dictionary of electronic and electrical terms containing more than 20 000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vocabulary online.

■ Customer Service Centre: www.iec.ch/webstore/custserv
If you wish to give us your feedback on this publication or need further assistance, please visit the Customer Service Centre FAQ or contact us:
Email: csc@iec.ch
Tel.: +41 22 919 02 11
Fax: +41 22 919 03 00

A propos de la CEI

La Commission Electrotechnique Internationale (CEI) est la première organisation mondiale qui élabore et publie des normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

A propos des publications CEI

Le contenu technique des publications de la CEI est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

■ Catalogue des publications de la CEI: www.iec.ch/searchpub/cur_fut-f.htm
Le Catalogue en-ligne de la CEI vous permet d'effectuer des recherches en utilisant différents critères (numéro de référence, texte, comité d'études,...). Il donne aussi des informations sur les projets et les publications retirées ou remplacées.

■ Just Published CEI: www.iec.ch/online_news/justpub
Restez informé sur les nouvelles publications de la CEI. Just Published détaille deux fois par mois les nouvelles publications parues. Disponible en-ligne et aussi par email.

■ Electropedia: www.electropedia.org
Le premier dictionnaire en ligne au monde de termes électroniques et électriques. Il contient plus de 20 000 termes et définitions en anglais et en français, ainsi que les termes équivalents dans les langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International en ligne.

■ Service Clients: www.iec.ch/webstore/custserv/custserv_entry-f.htm
Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions, visitez le FAQ du Service clients ou contactez-nous:

Email: csc@iec.ch

Tél.: +41 22 919 02 11

Fax: +41 22 919 03 00



IEC 61188-5-3

Edition 1.0 2007-10

INTERNATIONAL STANDARD

NORME INTERNATIONALE

Printed boards and printed board assemblies – Design and use –
Part 5-3: Attachment (land/joint) considerations – Components with gull-wing
leads on two sides

[iTec STANDARD PREVIEW](#)
[Cartes imprimées et cartes imprimées équipées – Conception et utilisation –
Partie 5-3: Considérations sur les liaisons pistes-soudures – Composants à
sorties en aile de mouette sur deux côtés](#)

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

COMMISSION
ELECTROTECHNIQUE
INTERNATIONALE

PRICE CODE
CODE PRIX

U

ICS 31.180

ISBN 978-2-88910-433-8

CONTENTS

FOREWORD	4		
INTRODUCTION	6		
1 Scope	7		
2 Normative references	7		
3 General information	7		
3.1 General component description	7		
3.2 Marking	7		
3.3 Carrier packaging format	7		
3.4 Process considerations	7		
4 TSOP (Type 1)	8		
4.1 Field of application	8		
4.2 Component description	8		
4.3 Component dimensions	8		
4.4 Solder joint fillet design	9		
4.5 Land pattern dimensions	11		
5 TSOP (Type 2)	13		
5.1 Field of application	13		
5.2 Component description	13		
5.3 Component dimensions	13		
5.4 Solder joint fillet design	14		
5.5 Land pattern dimensions	16		
6 SOP	IEC 61188-5-3:2007 6.1 Field of application	18 https://standards.iteh.ai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-8795c967a4c2/iec-61188-5-3-2007	18
6.2 Component description	18		
6.3 Component dimensions	18		
6.4 Solder joint fillet design	19		
6.5 Land pattern dimensions	21		
7 SSOP	23		
7.1 Field of application	23		
7.2 Component description	23		
7.3 Component dimensions	24		
7.4 Solder joint fillet design	24		
7.5 Land pattern dimensions	26		
Bibliography	29		
Figure 1 – TSOP (Type 1) construction	8		
Figure 2 – TSOP (Type 1) – Component dimensions	9		
Figure 3 – Solder joint fillet design (see IEC 61188-5-1, Tables 2 and 3)	11		
Figure 4 – TSOP (Type 1) – Land pattern dimensions	13		
Figure 5 – TSOP (Type 2) construction	13		
Figure 6 – TSOP (Type 2) – Component dimensions	14		
Figure 7 – Solder joint fillet design (see IEC 61188-5-1, Tables 2 and 3)	16		
Figure 8 – TSOP (Type 2) – Land pattern dimensions	18		
Figure 9 – SOPIC construction	18		
Figure 10 – SOP component dimensions	19		

Figure 11 – Solder joint fillet design (see IEC 61188-5-1, Table 2).....	21
Figure 12 – SOP Land pattern dimensions	23
Figure 13 – SSOP construction	23
Figure 14 – Component dimensions	24
Figure 15 – Solder joint fillet design (see IEC 61188-5-1, Table 2).....	26
Figure 16 – Land pattern dimensions	28

iTeh STANDARD PREVIEW (standards.iteh.ai)

[IEC 61188-5-3:2007](#)

<https://standards.iteh.ai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-8795c967a4c2/iec-61188-5-3-2007>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**PRINTED BOARDS AND PRINTED BOARD ASSEMBLIES –
DESIGN AND USE –****Part 5-3: Attachment (land/joint) considerations –
Components with gull-wing leads on two sides****FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61188-5-3 has been prepared by IEC technical committee 91: Electronics assembly technology.

The text of this standard is based on the following documents:

FDIS	Report on voting
91/702/FDIS	91/734/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This bilingual version, published in 2009-09, corresponds to the English version.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

IEC 61188-5-3 is to be read in conjunction with IEC 61188-5-1.

The French version of this standard has not been voted upon.

A list of all parts of the IEC 61188 series, under the general title *Printed boards and printed board assemblies – Design and use*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "<http://webstore.iec.ch>" in the data related to the specific publication. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

[IEC 61188-5-3:2007](#)

<https://standards.iteh.ai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-8795c967a4c2/iec-61188-5-3-2007>

INTRODUCTION

This part of IEC 61188 covers land patterns for components with gull-wing leads on two sides. Each clause contains information in accordance with the following format:

The proposed land pattern dimensions in this standard are based upon the fundamental tolerance calculation combined with the given land protrusions and courtyard excesses (see IEC 61188-5-1, *Generic requirements*). The courtyard includes all issues of the normal manufacturing necessities.

The unaltered land pattern dimensions of this part are generally applicable for the solder paste application plus reflow soldering process. For application of the wave soldering process, the land pattern dimensions normally have to be modified. Orientation parallel to the wave direction is preferable and special, suitably dimensioned solder thieves should be added.

This standard offers a threefold land pattern dimensioning (levels 1, 2, and 3) on the basis of a threefold set of land protrusions and courtyard excesses: maximum (max.); median (mdn) and minimum (min.). Each land pattern has been assigned an identification number to indicate the characteristics of the specific robustness of the land patterns. Users also have the opportunity to organize the information so that it is most useful for their particular design.

If a user has good reason to use a concept different from that of IEC 61188-5-1 or if the user prefers unusual land protrusions, this standard should be used for checking the resulting solder fillet size.

iTeh STANDARD PREVIEW

It is the responsibility of the user to verify the SMD land patterns used for achieving an undisturbed mounting process including testing and an ensured reliability for the product stress conditions in use.

[IEC 61188-5-3:2007](#)

Component dimensions listed in this standard are those available on the market and regarded as for reference only.
<https://standards.iteh.ai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-87950907a4c2/iec-61188-5-3-2007>

PRINTED BOARDS AND PRINTED BOARD ASSEMBLIES – DESIGN AND USE –

Part 5-3: Attachment (land/joint) considerations – Components with gull-wing leads on two sides

1 Scope

This part of IEC 61188 provides information on land pattern geometries used for the surface attachment of electronic components with gull-wing leads on two sides. The intent of the information presented herein is to provide the appropriate size, shape and tolerances of surface mount land patterns to ensure sufficient area for the appropriate solder fillet, and also allow for inspection, testing and reworking of those solder joints.

Each clause contains a specific set of criteria such that the information presented is consistent, providing information on the component, the component dimensions, the solder joint design, and the land pattern dimensions.

2 Normative references

iTeh STANDARD PREVIEW

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

[IEC 61188-5-3:2007](#)

IEC 61188-5-1:2002, ~~Printed boards and printed board assemblies – Design and use – Part 5-1: Attachment (land/joint) considerations – Generic requirements~~

3 General information

3.1 General component description

The acronyms TSOP (thin small outline package), SOP (small outline package) and SSOP (shrink small outline package) are also used to describe the family.

3.2 Marking

The TSOP, SOP and SSOP families of parts are generally marked with the manufacturer's part numbers, manufacturer's name or symbol, and a pin 1 indicator. Some parts may have a pin 1 feature in the case shape instead of pin 1 marking. Additional markings may include date-code manufacturing lot and/or manufacturing location.

3.3 Carrier packaging format

Carrier packaging format may be provided in a tray carrier, but tape and reel carriers are preferred for best handling and high volume applications. Bulk packaging is not acceptable because of lead co-planarity required for placement and soldering.

3.4 Process considerations

TSOP, SOP and SSOP packages are normally processed by reflow solder operations.

The land pattern dimensions are based on a mathematical model that establishes a platform for a solder joint attachment to the printed board. The existing models create a platform that is

capable of establishing a reliable solder joint no matter what solder alloy is used to make that joint (lead-free, tin lead, etc.)

Process requirements for solder reflow are different based on the solder alloy and should be analyzed in order that the process is above the liquidus temperature of the alloy, and remains above that temperature a sufficient time to form a reliable metallurgical bond.

4 TSOP (Type 1)

4.1 Field of application

This clause provides the component and land pattern dimensions for TSOP (Type 1) components. Basic construction is also covered. Subclause 4.4 lists the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

4.2 Component description

Figure 1 shows a typical construction example.



Figure 1 – TSOP (Type 1) construction

4.3 Component dimensions

Figure 2 shows the component dimensions for TSOP (Type 1) components.

Land pattern dimensional data may need to be adjusted if the component dimensional data does not match JEDEC and/or JEITA data sheets.

IEC 2010/07
Dimensions in millimetres

Component identification	Pin count	L		W		T		S*		A		B		H	P
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	Basic
TSOP 6x14	16	13,8	14,2	0,17	0,27	0,40	0,75	12,3	12,94	5,80	6,20	12,2	12,6	1,20	0,65
TSOP 6x16	24	15,8	16,2	0,17	0,23	0,40	0,75	14,3	14,94	5,80	6,20	14,2	14,6	1,20	0,5
TSOP 6x18	28	17,8	18,2	0,13	0,19	0,40	0,75	16,3	16,94	5,80	6,20	16,2	16,6	1,20	0,4
TSOP 6x20	36	19,8	20,2	0,09	0,15	0,40	0,75	18,3	18,94	5,80	6,20	18,2	18,6	1,20	0,3
TSOP 8x14	24	13,8	14,2	0,17	0,27	0,40	0,75	12,3	12,94	7,80	8,20	12,2	12,6	1,20	0,65
TSOP 8x16	32	15,8	16,2	0,17	0,23	0,40	0,75	14,3	14,94	7,80	8,20	14,2	14,6	1,20	0,5
TSOP 8x18	40	17,8	18,2	0,13	0,19	0,40	0,75	16,3	16,94	7,80	8,20	16,2	16,6	1,20	0,4
TSOP 8x20	52	19,8	20,2	0,09	0,15	0,40	0,75	18,3	18,94	7,80	8,20	18,2	18,6	1,20	0,3
TSOP 10x14	28	13,8	14,2	0,17	0,27	0,40	0,75	12,3	12,94	9,80	10,20	12,2	12,6	1,20	0,65
TSOP 10x16	40	15,8	16,2	0,17	0,23	0,40	0,75	14,3	14,94	9,80	10,20	14,2	14,6	1,20	0,5
TSOP 10x18	48	17,8	18,2	0,13	0,19	0,40	0,75	16,3	16,94	9,80	10,20	16,2	16,6	1,20	0,4
TSOP 10x20	64	19,8	20,2	0,09	0,15	0,40	0,75	18,3	18,94	9,80	10,20	18,2	18,6	1,20	0,3
TSOP 12x14	36	13,8	14,2	0,17	0,27	0,40	0,75	12,3	12,94	11,80	12,20	12,2	12,6	1,20	0,65
TSOP 12x16	48	15,8	16,2	0,17	0,23	0,40	0,75	14,3	14,94	11,80	12,20	14,2	14,6	1,20	0,5
TSOP 12x18	60	17,8	18,2	0,13	0,19	0,40	0,75	16,3	16,94	11,80	12,20	16,2	16,6	1,20	0,4
TSOP 12x20	76	19,8	20,2	0,09	0,15	0,40	0,75	18,3	18,94	11,80	12,20	18,2	18,6	1,20	0,3

* Calculated value.

Figure 2 – TSOP (Type 1) – Component dimensions

4.4 Solder joint fillet design

Figure 3 shows the dimensions of the solder fillet after the soldering process. The minimum, median and maximum dimensions of each of toe, heel and side fillet are determined by taking into consideration solder joint reliability and also quality and productivity in the mounting process of parts.

In designing land patterns, three accuracy factors need to be taken into consideration:

- parts dimensions accuracy (C);
- parts mount accuracy on PWBs (P);
- land shape accuracy of PWBs (F),

in addition to fillet dimensions. The formulae to obtain the tolerance resulting from these factors are basically as follows:

- a) Design consideration when soldered without self-alignment effect (Level 1)

In the flow soldering process, there is no self-alignment effect. Thus, the formulae cannot be simplified but remain the same, as follows:

$$Z_{\max} = L_{\min} + 2J_T \max + T_T \quad T_T = \sqrt{F_{L1}^2 + P_{L1}^2 + C_L^2}$$

$$G_{\min} = S_{\max} (\text{rms}) - 2J_H \max - T_H \quad T_H = \sqrt{F_{L1}^2 + P_{L1}^2 + C_S^2}$$

$$X_{\max} = W_{\min} + 2J_S \max + T_S \quad T_S = \sqrt{F_{L1}^2 + P_{L1}^2 + C_W^2}$$

b) Design consideration when soldered without self-alignment effect (Level 2)

$$Z_{\max} = L_{\min} + 2J_T \text{mdn} + T_T \quad T_T = \sqrt{F_{L2}^2 + P_{L2}^2 + C_L^2}$$

$$G_{\min} = S_{\max}(\text{rms}) - 2J_H \text{mdn} - T_H \quad T_H = \sqrt{F_{L2}^2 + P_{L2}^2 + C_S^2}$$

$$X_{\max} = W_{\min} + 2J_S \text{mdn} + T_S \quad T_S = \sqrt{F_{L2}^2 + P_{L2}^2 + C_W^2}$$

c) Design consideration when soldered with self-alignment effect (Level 3)

$$Z_{\max} = L_{\min} + 2J_T \min + T_T \quad T_T = \sqrt{F_{L3}^2 + P_{L3}^2 + C_L^2}$$

$$G_{\min} = S_{\max}(\text{rms}) - 2J_H \min - T_H \quad T_H = \sqrt{F_{L3}^2 + P_{L3}^2 + C_S^2}$$

$$X_{\max} = W_{\min} + 2J_S \min + T_S \quad T_S = \sqrt{F_{L3}^2 + P_{L3}^2 + C_W^2}$$

iTeh STANDARD PREVIEW

In the reflow soldering process, there is a self-alignment effect. In the surface mount process of reflow soldering, parts mount displacement when soldered can be cancelled by self-alignment effect (therefore factor P can be regarded as 0). In addition, the tolerance of the land shape accuracy of PWBs is about $\pm 30 \mu\text{m}$, and this is extremely small when compared with that of the parts dimensions accuracy (therefore factor F can be regarded also as 0). Thus, the formulae can be simplified as follows:

$$T_T = C_L, Z_{\max} = L_{\min} + 2J_T \min + C_L = L_{\max} + 2J_T \min$$

$$T_H = C_S, G_{\min} = S_{\max} (\text{rms}) - 2J_H \min - C_S$$

$$T_S = C_W, X_{\max} = W_{\min} + 2J_S \min + C_W = W_{\max} + 2J_S \min$$

In addition, the value $G_{\min} \geq B$ is also necessary so that the land should not be hidden under the TSOP. The stand-off of the component mould is nearly zero. The land pattern design should be made to prevent the lead from floating caused by the solder under the component.

Any tolerance other than the above may be used depending on the soldering strength required, the capability of the production process used, and so on.




Figure 3 – Solder joint fillet design (see IEC 61188-5-1, Tables 2 and 3)

[IEC 61188-5-3:2007](#)


4.5 Land pattern dimensions <http://stds.techai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-8795c967a4c2/iec-61188-5-3-2007>

Figure 4 shows the land pattern dimensions for TSOP (Type 1) for reflow and flow soldering. These values are calculated based on the formula for the solder joint fillet design of 4.4.

The courtyard is calculated using the following formula and rounded up (round up factor is to the nearest 0,05 mm for minimum values and to the nearest 0,5 mm for maximum values).

$$CY_1 = (A_{min} + \sqrt{F^2 + P^2 + C_A^2}) + (\text{courtyard excess} \times 2)$$

$$CY_2 = \{\text{whichever larger } [L_{min} + \sqrt{F^2 + P^2 + C_L^2}] \text{ or } [Z]\} + (\text{courtyard excess} \times 2)$$



<i>Dimensions in millimetres</i>										
Level 1										
Pattern identifier	Component identifier	Z	G	X	Y	C	D	P	CY1	CY2
3000M	TSOP 6x14	15,4	12,4	0,35	1,5	13,9	3,9	0,65	8,0	17,0
3001M	TSOP 6x16	17,4	14,4	0,33	1,5	15,9	3,5	0,50	8,0	19,0
3002M	TSOP 6x18	19,4	16,4	0,29	1,5	17,9	3,2	0,40	8,0	21,0
3004M	TSOP 8x14	15,4	12,4	0,35	1,5	13,9	3,9	0,65	10,0	17,0
3005M	TSOP 8x16	17,4	14,4	0,33	1,5	15,9	3,5	0,50	10,0	19,0
3006M	TSOP 8x18	19,4	16,4	0,29	1,5	17,9	3,2	0,40	10,0	21,0
3008M	TSOP 10x14	15,4	12,4	0,35	1,5	13,9	3,9	0,65	12,0	17,0
3009M	TSOP 10x16	17,4	14,4	0,33	1,5	15,9	3,5	0,50	12,0	19,0
3010M	TSOP 10x18	19,4	16,4	0,29	1,5	17,9	3,2	0,40	12,0	21,0
3012M	TSOP 12x14	15,4	12,4	0,35	1,5	13,9	3,9	0,65	14,0	17,0
3013M	TSOP 12x16	17,4	14,4	0,33	1,5	15,9	3,5	0,50	14,0	19,0
3014M	TSOP 12x18	19,4	16,4	0,29	1,5	17,9	3,2	0,40	14,0	21,0
Level 2										
Pattern identifier	Component identifier	Z	G	X	Y	C	D	P	CY1	CY2
3000N	TSOP 6x14	15,0	12,4	0,35	1,3	13,7	3,9	0,65	7,0	15,5
3001N	TSOP 6x16	17,0	14,4	0,33	1,3	15,7	3,5	0,50	7,0	17,5
3002N	TSOP 6x18	19,0	16,4	0,29	1,3	17,7	3,2	0,40	7,0	19,5
3004N	TSOP 8x14	15,0	12,4	0,35	1,3	13,7	3,9	0,65	9,0	15,5
3005N	TSOP 8x16	17,0	14,4	0,33	1,3	15,7	3,5	0,50	9,0	17,5
3006N	TSOP 8x18	19,0	16,4	0,29	1,3	17,7	3,2	0,40	9,0	19,5
3008N	TSOP 10x14	15,0	12,4	0,35	1,3	13,7	3,9	0,65	11,0	15,5
3009N	TSOP 10x16	17,0	14,4	0,33	1,3	15,7	3,5	0,50	11,0	17,5
3010N	TSOP 10x18	19,0	16,4	0,29	1,3	17,7	3,2	0,40	11,0	19,5
3012N	TSOP 12x14	15,0	12,4	0,35	1,3	13,7	3,9	0,65	13,0	15,5
3013N	TSOP 12x16	17,0	14,4	0,33	1,3	15,7	3,5	0,50	13,0	17,5
3014N	TSOP 12x18	19,0	16,4	0,29	1,3	17,7	3,2	0,40	13,0	19,5

Tech STANDARD PREVIEW
(standards.itech.ai)

IEC 61188-5-3:2007
<https://standards.itech.ai/catalog/standards/sst/a53a9537-1c33-1d2-091a-8795c96fa4c2/iec-61188-5-3-2007>

Level 3										
Pattern identifier	Component identifier	Z	G	X*	Y	C	D	P	CY1	CY2
3000L	TSOP 6x14	14,50	12,40	0,30	1,05	13,45	3,90	0,65	6,5	14,7
3001L	TSOP 6x16	16,50	14,40	0,25	1,05	15,45	3,50	0,50	6,5	16,7
3002L	TSOP 6x18	18,50	16,40	0,20	1,05	17,45	3,20	0,40	6,5	18,7
3003L	TSOP 6x20	20,50	18,40	0,15	1,05	19,45	2,70	0,30	6,5	20,7
3004L	TSOP 8x14	14,50	12,40	0,30	1,05	13,45	3,90	0,65	8,5	14,7
3005L	TSOP 8x16	16,50	14,40	0,25	1,05	15,45	3,50	0,50	8,5	16,7
3006L	TSOP 8x18	18,50	16,40	0,20	1,05	17,45	3,20	0,40	8,5	18,7
3007L	TSOP 8x20	20,50	18,40	0,15	1,05	19,45	2,70	0,30	8,5	20,7
3008L	TSOP 10x14	14,50	12,40	0,30	1,05	13,45	3,90	0,65	10,5	14,7
3009L	TSOP 10x16	16,50	14,40	0,25	1,05	15,45	3,50	0,50	10,5	16,7
3010L	TSOP 10x18	18,50	16,40	0,20	1,05	17,45	3,20	0,40	10,5	18,7
3011L	TSOP 10x20	20,50	18,40	0,15	1,05	19,45	2,70	0,30	10,5	20,7
3012L	TSOP 12x14	14,50	12,40	0,30	1,05	13,45	3,90	0,65	12,5	14,7
3013L	TSOP 12x16	16,50	14,40	0,25	1,05	15,45	3,50	0,50	12,5	16,7
3014L	TSOP 12x18	18,50	16,40	0,20	1,05	17,45	3,20	0,40	12,5	18,7
3015L	TSOP 12x20	20,50	18,40	0,15	1,05	19,45	2,70	0,30	12,5	20,7

* When the X dimension is used, it is necessary to confirm whether the space between adjacent land patterns is proper.

IEC 61188-5-3:2007
Figure 4 – TSOP (Type 1) – Land pattern dimensions
<https://standards.iteh.ai/catalog/standards/sist/a85a9537-fc33-4f92-b91a-8795c967a4c2/iec-61188-5-3-2007>


5 TSOP (Type 2)

5.1 Field of application

This clause provides the component and land pattern dimensions for TSOPs (Type 2). Basic construction of the TSOP device is also covered. Subclause 5.4 lists the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

5.2 Component description

Figure 5 shows a typical construction example.



IEC 2013/07

Figure 5 – TSOP (Type 2) construction

5.3 Component dimensions

Figure 6 shows the component dimensions for TSOP (Type 2) components.