

SLOVENSKI STANDARD SIST EN 60191-3:2002

01-september-2002

Mechanical standardization of semiconductor devices - Part 3: General rules for the preparation of outline drawings of integrated circuits (IEC 60191-3:1999)

Mechanical standardization of semiconductor devices -- Part 3: General rules for the preparation of outline drawings of integrated circuits

Mechanische Normung von Halbleiterbauelementen -- Teil 3: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen für integrierte Schaltungen W

Normalisation mécanique des dispositifs à semiconducteurs -- Partie 3: Règles générales pour la préparation des dessins d'encombrement des circuits intégrés

https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-

Ta slovenski standard je istoveten z: EN 60191-3-2002 EN 60191-3:1999

ICS:

01.100.25	Risbe s področja elektrotehnike in elektronike	Electrical and electronics engineering drawings
31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
31.240	Mehanske konstrukcije za elektronsko opremo	Mechanical structures for electronic equipment

SIST EN 60191-3:2002

en



iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 60191-3:2002</u> https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-5369c92c69a5/sist-en-60191-3-2002

SIST EN 60191-3:2002

EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM

EN 60191-3

November 1999

ICS 31.080.01

English version

Mechanical standardization of semiconductor devices Part 3: General rules for the preparation of outline drawings of integrated circuits (IEC 60191-3:1999)

Normalisation mécanique des Mechanische Normung von dispositifs à semiconducteurs Partie 3: Règles générales pour Teil 3: Allgemeine Regeln für die la préparation des dessins STANDARD d'encombrement des circuits intégrés (CEI 60191-3:1999) (standards.ite/IEC 60191-3:1999)

> <u>SIST EN 60191-3:2002</u> https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-5369c92c69a5/sist-en-60191-3-2002

This European Standard was approved by CENELEC on 1999-10-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Czech Republic, Denmark, Finland, France, Germany, Greece, Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland and United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

© 1999 CENELEC - All rights of exploitation in any form and by any means reserved worldwide for CENELEC members.

Page 2 EN 60191-3:1999

Foreword

The text of document 47D/299/FDIS, future edition 2 of IEC 60191-3, prepared by SC 47D, Mechanical standardization of semiconductor devices, of IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60191-3 on 1999-10-01.

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2000-07-01

 latest date by which the national standards conflicting with the EN have to be withdrawn
(dow) 2002-10-01

Annexes designated "normative" are part of the body of the standard. Annexes designated "informative" are given for information only. In this standard, annexes A, C, D, E, F, G, H, K and ZA are normative and annex B is informative. Annex ZA has been added by CENELEC.

iTeh STANDARD PREVIEW

The text of the International Standard IEC 60191-3:1999 was approved by CENELEC as a European Standard without any modification.

SIST EN 60191-3:2002 https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-5369c92c69a5/sist-en-60191-3-2002

Annex ZA (normative)

Normative references to international publications with their corresponding European publications

This European Standard incorporates by dated or undated reference, provisions from other publications. These normative references are cited at the appropriate places in the text and the publications are listed hereafter. For dated references, subsequent amendments to or revisions of any of these publications apply to this European Standard only when incorporated in it by amendment or revision. For undated references the latest edition of the publication referred to applies (including amendments).

NOTE: When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

Publication	Year	Title	<u>EN/HD</u>	Year
IEC 60191-1	1966	Mechanical standardization of semiconductor devices Part 1: Preparation of drawings of semiconductor devices	-	-
IEC 60191-2	1995	Part 2: Dimensions	- V	-
IEC 60191-4	1999	Part 4: Coding system and classification into forms of package outlines for all semiconductor device packages	EN 60191-4	1999
ISO 1101-1	1) https:/	Geometrical Product Specification (GPS) Geometrical tolerancing - Generalities, definitions, symbols, indications on drawings	-96fd-	
ISO 2692	1988	Technical drawings - Geometrical tolerancing - Maximum material principle	-	-



iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 60191-3:2002</u> https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-5369c92c69a5/sist-en-60191-3-2002 SIST EN 60191-3:2002

NORME INTERNATIONALE INTERNATIONAL STANDARD

CEI IEC 60191-3

Deuxième édition Second edition 1999-10

Normalisation mécanique des dispositifs à semiconducteurs –

Partie 3: Règles générales pour la préparation des dessins d'encombrement des circuits intégrés

(standards.iteh.ai)

Mechanical standardization of semiconductor devices – https://standards.iteh.a/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-

5369c92c69a5/sist-en-60191-3-2002

Part 3:

General rules for the preparation of outline drawings of integrated circuits

© IEC 1999 Droits de reproduction réservés — Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photo-copie et les microfilms, sans l'accord écrit de l'éditeur. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission3, rue de Varembé Geneva, SwitzerlandTelefax: +41 22 919 0300e-mail: inmail@iec.chIEC web site http://www.iec.ch



Commission Electrotechnique Internationale International Electrotechnical Commission Международная Электротехническая Комиссия



Pour prix, voir catalogue en vigueur For price, see current catalogue

XA

CONTENTS

	Pag	е		
FOREWORD				
Clau	lse			
1	General	9		
2	Terminology and definitions	9		
3	Cross-referencing of packages 1	5		
4	Terminal identification – Numbering of terminals1	5		
5	Dimensions and reference letter symbols2	1		
6	Drawing layout	1		
7	Dimensioning and tolerances	1		
8	Inter-conversion of inch and millimetre dimensions, and rules for rounding-off	1		
9	Definition of families	1		
10	Examples of drawings	3		
11	Design procedure for dimensions of integrated circuit packages	3		
12	Rules for mounting integrated circuit packages into carriers	3		
13	Bending of terminals of QUIL packages	7		
14	Pin grid arrays	1		
15	Rule for orientation of integrated circuit packages in handling and	1		
	https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-	'		
	5369c92c69a5/sist-en-60191-3-2002			
Annex A (normative) Limits applicable for the dimensions of integrated circuit package outlines				
Anı	nex B (informative) Example drawings showing cross-referencing of packages.			
util	ization of reference letter symbols, terminal identification and index area	9		
Annex C (normative) Terminal identification and numbering of terminals of devices with terminals disposed in three or more rows in each orthogonal direction 81				
Ani	nex D (normative) Recommended dimensions of integrated circuit packages			
of f	form G family	5		
Annex E (normative) General rules for the preparation of outline drawings of packages of form G intended for automated handling				
Annex F (normative) General rules for the preparation of outline drawings of pin grid arrays				
Annex G (normative) Rule for orientation of integrated circuit packages in handling and shipping carriers such as stick magazines and rails				
Annex H (normative) Bottom view method for terminal No. 1 recognition 107				
Annex K (normative) Gate burrs, mold flash and protrusions				

INTERNATIONAL ELECTROTECHNICAL COMMISSION

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

Part 3: General rules for the preparation of outline drawings of integrated circuits

FOREWORD

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- The documents produced have the form or recommendations for international use and are published in the form of standards, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter. https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-3 has been prepared by subcommittee 47D: Mechanical standardization of semiconductor devices, of IEC technical committee 47: Semiconductor devices.

This second edition cancels and replaces the first edition published in 1974, amendment 1 (1983), amendment 2 (1995), IEC 60191-3A (1976), IEC 60191-3B (1978), IEC 60191-3C (1987), IEC 60191-3D (1988), IEC 60191-3E (1990) and IEC 60191-3F (1994).

The text of this standard is based on the following documents:

FDIS	Report on voting
47D/299/FDIS	47D/322/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with ISO/IEC Directives, Part 3.

60191-3 © IEC:1999

Annexes A, C, D, E, F, G, H and K form an integral part of this standard.

Annex B is for information only.

The committee has decided that the contents of this publication will remain unchanged until 2005. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition; or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 60191-3:2002</u> https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-5369c92c69a5/sist-en-60191-3-2002

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

Part 3: General rules for the preparation of outline drawings of integrated circuits

1 General

1.1 Scope

This part of IEC 60191 gives guidance on the preparation of drawings of integrated circuit outlines.

1.2 Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this part of IEC 60191. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this part of IEC 60191 are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies. Members of IEC and ISO maintain registers of currently valid International Standards.

(standards.iteh.ai)

IEC 60191-1:1966, Mechanical standardization of semiconductor devices – Part 1: Preparation of drawings of semiconductor devices <u>SIST EN 60191-3:2002</u>

https://standards.iteh.ai/catalog/standards/sist/bb0ba15f-a2ef-4289-96fd-

IEC 60191-2:1995, Mechanical standardization of semiconductor devices – Part 2: Dimensions

IEC 60191-4:1999, Mechanical standardization of semiconductor devices – Part 4: Coding system and classification into forms of package outlines for semiconductor devices

ISO 1101-1, — Geometrical Product Specification (GPS) – Geometrical tolerancing – Generalities, definitions, symbols, indications on drawings ¹)

ISO 2692:1988, Technical drawings – Geometrical tolerancing – Maximum material principle

2 Terminology and definitions

For the purpose of this part of IEC 60191, the following definitions apply.

2.1

package outline drawing

the drawing of a package which specifies the dimensional characteristics and other closely associated features which are required for mechanical interchangeability.

¹⁾ To be published.

2.2

seating plane

a plane which designates the plane of contact of the package, including any stand-off, with the surface on which it will be mounted.

NOTE - This plane is often used as the reference plane.

2.3

base plane

a plane drawn parallel to the seating plane through the lowest point of the package, excluding any stand-off.

2.4

gauging plane

a plane perpendicular to the terminals, at which the position of the terminals is controlled.

NOTE - In some packages, two or more of the above-mentioned planes may coincide.

2.5

terminal position

one of a series or equally spaced locations on a circle or on a row, which may or may not be occupied by a terminal.

2.6

visual index

a reference feature (e.g. mark, chamfer, notch, tab, depression, etc.) which identifies the first terminal position. (standards.iteh.ai)

2.7

SIST EN 60191-3:2002

index area the area in which a portion or all of the visual index should lie.

2.8

mechanical index

a feature (e.g. tab, notch, flat, groove, etc.) which provides orientation during automatic handling.

Where possible, the mechanical index should coincide with the visual index.

2.9

index centre line or datum line

a centre line through a visual index feature (e.g. tab) which is used to orientate the index with the first terminal position.

2.10

grid reference corner

the first terminal position (viewed from the free end of the terminals) in an alphanumeric grid system.

2.11

terminal row

a series of equally spaced terminal positions which are located on a straight line.

2.12

terminal circle

a series of equally spaced terminal positions which are located on a circle.

2.13

gauging zone

a control zone within which positional tolerances for the terminal axes or the planes of terminal symmetry are specified.

2.14

dambar

metal barrier extending between adjacent leads to restrict the flow of mold compound material between and along leads.

2.15

dambar protrusion

the presence of excess metal extending outward from the edge of a lead shoulder.

The width of the protrusion is the perpendicular distance from the defined lead edge to the outermost portion of the excess metal. The length of the protrusion is the largest dimension of the excess metal parallel to the defined lead edge (see figure 1a).

2.16

dambar intrusion

the absence of metal causing a discontinuity along the intended profile of a lead shoulder.

The depth of the intrusion is the perpendicular distance from the defined lead shoulder edge to the innermost edge of the region of absent metal. The length of the intrusion is the largest dimension of the region of absent metal parallel to the defined lead edge (see figure 1b).



Figure 1a – Protrusion

Figure 1b – Intrusion

2.17

mold flash

opaque mold compound material attached to the finished part and extending onto, between, and/or around adjacent leads and package edges.

2.18

interlead (window) flash

opaque mold compound material attached to an area between adjacent leads remaining after dambar trim operations.

2.19

protrusion

plastic or metal excess material remaining from the molding and trim/form/singulation operations.

2.20

gate burrs

excess metal material remaining after singulating the package from its leadframe at the mold gate area.

3 Cross-referencing of packages

The classification into forms of package outlines for semiconductor devices in IEC 60191-4 has superseded the form descriptions of forms 1 - 5 below. The cross-referencing to forms 1 - 5 is given for information purposes only candards.iteh.ai)

Cross-referencing is achieved by using the drawings in annex B as follows.

- 3.2 Form 2 (axial) figures B.7, B.7a, B.8 and B.9
- 3.3 Form 3 (axial) figures B.10, B.11 and B.12
- 3.4 Form 4 (peripheral) figures B.13, B.14, B.15, B.16, B.16a, B.17 and B.18
- 3.5 Form 5 (special)

This form, for which there are no examples given in annex B, refers to figures which are combinations of axial and peripheral or which, for other reasons, e.g. leadless packages, do not fit in the axial or peripheral categories.

4 Terminal identification – Numbering of terminals

Where possible, device terminals should be identified according to the following rules.

4.1 Devices with terminals disposed in linear array (see figure B.2)

The terminals are considered as being viewed from their free ends. The terminal nearest the visual index should be numbered as No. 1, the other terminals should be numbered progressively from terminal No. 1.

4.2 Devices with terminals disposed on a single circular array (see figures B.10 and B.11)

The terminals are considered as being viewed from their free ends. The terminal, the centre of which is past the datum line of the visual index should be numbered as No. 1, the other terminals should be numbered progressively in a clockwise sequence from terminal No. 1.

Where omission of one terminal in an otherwise equally spaced array identifies the datum line, the position of the omitted terminal should not be numbered; but in a fixed modular circuit array, any location of omitted terminal which does not define a datum line shall be numbered.

4.3 Devices with terminals disposed on multiple circular arrays (see figure B.12)

The rules given in 4.2 will be applied as follows: the terminals located on the pitch circle of the largest diameter should be numbered A1, A2, A3, etc., the terminals located on the other pitch circles of decreasing diameter should be numbered progressively B1, B2, B3, etc., C1, C2, C3, etc.

4.4 Devices with terminals disposed on a square or rectangular periphery (see figures B.1, B.3, B.4, B.6, B.7, B.7a, B.8, B.9, B.13, B.14, B.25, B.16, B.16a, B.17 and B.18)

Visual identification of the top of the device should be provided. The means of identification of terminal position No. 1 should also be provided. These identifications may be combined.

When terminal No. 1 matking is required on the bottom side of the package, the following convention is used (see figures H.1 and H.2).

The terminal positions should be numbered progressively in an anti-clockwise direction around the periphery of the device as viewed <u>from the topi-Theot</u>erminal position No. 1 shall be the first position anti-clockwise from the means of identification boba15f-a2ef-4289-96fd-

5369c92c69a5/sist-en-60191-3-2002

Each terminal shall be identified by the number of its position. Terminals may not necessarily be present in all the numbered positions, but those present shall have the number of the position.

When a terminal occupies more than one terminal position, this terminal should be identified by the number of the first and last occupied terminal positions, these two numbers being separated by a dash.

(For a theoretical example, see figure 2.)

When the device presents more than two rows of terminals in one direction, because the folding of the terminals emerging in one plane has been made in more than two planes, the terminals should be numbered progressively in correspondence with the position of their point of emergence from the body of the device.

(For a theoretical example, see figure 3.)