

Edition 1.0 2010-04

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE

Semiconductor devices – Metallization stress void test E W

Dispositifs à semiconducteurs – Essai sur les cavités dues aux contraintes de la métallisation

https://standards.iteh.ai/catalog/standards/sist/aa6034c7-f9d4-4e63-a316-2cf60a6ec7c0/iec-62418-2010





# THIS PUBLICATION IS COPYRIGHT PROTECTED

## Copyright © 2010 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester.

If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de la CEI ou du Comité national de la CEI du pays du demandeur. Si vous avez des questions sur le copyright de la CEI ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de la CEI de votre pays de résidence.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland Email: inmail@iec.ch Web: www.iec.ch

### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

Catalogue of IEC publications: www.iec.ch/searchpub ARD PREVIEW

The IEC on-line Catalogue enables you to search by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, withdrawn and replaced publications.

IEC Just Published: www.iec.ch/online news/justpub
Stay up to date on all new IEC publications. Just Published details twice a month all new publications released. Available on-line and also by email.

• Electropedia: <u>www.electropedia.org/ds.itch.ai/catalog/standards/sist/aa6034c7-19d4-4e63-a316-</u> The world's leading online dictionary of electronic and electrical terms containing more than 20 000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vocabulary online.

Customer Service Centre: <u>www.iec.ch/webstore/custserv</u>

If you wish to give us your feedback on this publication or need further assistance, please visit the Customer Service Centre FAQ or contact us:

Email: <u>csc@iec.ch</u> Tel.: +41 22 919 02 11 Fax: +41 22 919 03 00

# A propos de la CEI

La Commission Electrotechnique Internationale (CEI) est la première organisation mondiale qui élabore et publie des normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

## A propos des publications CEI

Le contenu technique des publications de la CEI est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

Catalogue des publications de la CEI: www.iec.ch/searchpub/cur\_fut-f.htm

Le Catalogue en-ligne de la CEI vous permet d'effectuer des recherches en utilisant différents critères (numéro de référence, texte, comité d'études,...). Il donne aussi des informations sur les projets et les publications retirées ou remplacées.

Just Published CEI: www.iec.ch/online\_news/justpub

Restez informé sur les nouvelles publications de la CEI. Just Published détaille deux fois par mois les nouvelles publications parues. Disponible en-ligne et aussi par email.

Electropedia: <u>www.electropedia.org</u>

Le premier dictionnaire en ligne au monde de termes électroniques et électriques. Il contient plus de 20 000 termes et définitions en anglais et en français, ainsi que les termes équivalents dans les langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International en ligne.

Service Clients: <u>www.iec.ch/webstore/custserv/custserv\_entry-f.htm</u>

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions, visitez le FAQ du Service clients ou contactez-nous:

Email: <u>csc@iec.ch</u> Tél.: +41 22 919 02 11

Fax: +41 22 919 03 00





Edition 1.0 2010-04

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE

Semiconductor devices – Metallization stress void test EW

Dispositifs à semiconducteurs – Essai sur les cavités dues aux contraintes de la métallisation

https://standards.iteh.ai/catalog/standards/sist/aa6034c7-f9d4-4e63-a316-2cf60a6ec7c0/iec-62418-2010

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

PRICE CODE CODE PRIX



ICS 31.080

ISBN 978-2-88910-697-4

FOREWORD						
1	Scope					
2	Test equipment					
3 Test structure						
	3.1 Test structure patterns					
	3.2	Line pattern				
	3.3	Via chain pattern				
		3.3.1	Pattern types	5		
		3.3.2	Pattern for aluminium (AI) process	5		
		3.3.3	Pattern for copper (Cu) process	6		
4	Stress temperature					
5	5 Procedure					
	5.1	Stress	void evaluation methods	6		
	5.2	Resista	ance measurement method	6		
	5.3	Inspec	tion method	7		
6	Failu	re criter	ia	8		
	6.1	Resista	ance method	8		
	6.2	Inspec	ion method	8		
7	Data	interpre	tation and lifetime extrapolation (resistance change method)	8		
8	Items	Items to be specified and reported dards.iteh.ai)				
	8.1	Resista	ance change method	9		
	8.2	Inspec	tion method	10		
Annex A (informative) Stress migration mechanism/118-2010						
Anr	nex B	(informa	tive) Technology-dependent factors for aluminium	13		
Anr	nex C	(informa	ative) Technology-dependent factors for copper	14		
Annex D (informative) Precautions						
Bibliography						
-	- 0 - 1					
Figure A.1 – Schematic representation of the stress-void formation mechanism in Al11						
Tab	ole 1 –	Void cl	assification	7		

## INTERNATIONAL ELECTROTECHNICAL COMMISSION

# SEMICONDUCTOR DEVICES – METALLIZATION STRESS VOID TEST

# FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies ds/sist/aa6034c7-f9d4-4e63-a316-
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62418 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47/2043/FDIS	47/2050/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

# iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>IEC 62418:2010</u> https://standards.iteh.ai/catalog/standards/sist/aa6034c7-f9d4-4e63-a316-2cf60a6ec7c0/iec-62418-2010

# SEMICONDUCTOR DEVICES -METALLIZATION STRESS VOID TEST

#### 1 Scope

This International Standard describes a method of metallization stress void test and associated criteria. It is applicable to aluminium (AI) or copper (Cu) metallization.

This standard is applicable for reliability investigation and qualification of semiconductor process.

#### **Test equipment** 2

A calibrated hot chuck or thermal chamber is required to subject the wafers or packaged test structures to the specified temperature (±5 °C) for the specified time. For resistance measurements dedicated equipment is needed. For void inspection deprocessing equipment is required to remove the scratch protection layer. The inspections are performed with a scanning electron microscope (SEM).

### Test structure iTeh STANDARD PREVIEW 3

# Test structure patterns (standards.iteh.ai)

# 3.1

Test structures shall be used for all metal layers which have to be inspected and several different types of structure may be used and he /following two 4types of test structures are applicable for this test standard. 2cf60a6ec7c0/iec-62418-2010

NOTE For metallization without refractory shunt layers reflective notching at steps can occur in test structures with underlying topography, which will therefore tend to indicate a relatively worse stress-voiding behaviour.

#### 3.2 Line pattern

Parallel lines which are patterned at the minimum linewidth allowed by design form an appropriate test structure. Unless otherwise specified a minimum length of 500 µm and a total length of 1 cm to 1 000 cm are recommended condition. Single long isolated lines are recommended because stress voiding is often sensitive to line-to-line separation.

NOTE 1 Narrow lines are susceptible for stress voiding because the stress in the metal is typically higher in narrower lines than in wider lines.

NOTE 2 The line length should be sufficient to insure that void nucleation sites will exist.

#### 3.3 Via chain pattern

#### 3.3.1 Pattern types

A via chain pattern is applicable as a test structure. For technology investigations a Kelvinpattern for four-point measurements may also be used.

#### 3.3.2 Pattern for aluminium (AI) process

Via chains need to consist of a pattern of vias connected by minimum linewidth. The recommended number of vias is between 1 000 and 100 000. It is recommended to use isolated and long minimum linewidths.

# 3.3.3 Pattern for copper (Cu) process

For Cu metallization the following structures are applicable:

- a) via chains with top and bottom metal segments with minimum allowed width;
- b) via chains with either the top or the bottom metal segment at minimum allowed width, and the other segment at the maximum width allowed for a single via;
- c) vias chains with both top and bottom metal segments at the maximum width allowed for a single via;
- d) Kelvin via structures, with various widths for top and bottom metal.

Chains with 1 000 – 100 000 vias are recommended.

# 4 Stress temperature

To evaluate the impact of stress voiding on chip reliability under use conditions, accelerated testing is needed to generate voiding. The acceleration factor can be strongly affected by the factors listed in Annex B and Annex C. Therefore, it is recommended to determine empirically the temperature range for accelerated testing which will maximize voiding. Recommended temperature ranges are given in 5.2 and 5.3.

# 5 Procedure

5.1

# iTeh STANDARD PREVIEW

# Stress void evaluation methods (standards.iteh.ai)

Two methods are specified for the metallization stress void test: a resistance measurement method and a visual inspection method.

- The resistance measure method is the derault method.4c7-19d4-4e63-a316-
- The inspection method is applicable for use as a verification when no stress voiding is expected. It cannot be used for lifetime extrapolations. This method is not applicable to Cu metallization. The inspection method shall not be used in case the visibility of voids is insufficient (see Note 2.)

NOTE 1 The test method most likely to detect sensitivity to stress voiding and the one most usually conducted is constant temperature (isothermal) aging, i.e., annealing or baking at temperatures between the passivation deposition temperature and the intended use temperature of the product.

NOTE 2 This is the case for e.g. metallization with multiple metal levels, where the lower levels are not clearly visible, masking of voids by other process features.

# 5.2 Resistance measurement method

This method assumes the void growth and therefore resistance changes can be modelled, to obtain an acceleration factor for void growth [1, 2]<sup>1</sup>. Unless otherwise specified, the temperature condition shall be determined within the range of 150 °C to 275 °C. Samples need to be separated into each temperature condition group and each group to be baked at the specified temperature. The procedure for resistance measurement is the following.

- a) Measure the resistance of the metal line or via chain. Resistance measurements shall be made at currents that minimize joule heating.
- b) Bake the samples. Unless otherwise specified three temperatures are recommended to determine the parameters for the extrapolation model. When these parameters are known it is sufficient to test at a single temperature. In some cases, three temperatures may not be enough if the temperature range is not chosen correctly there could be an inflection point in the activation energy versus temperature curve. If zero or very few failures are

<sup>&</sup>lt;sup>1</sup> Figures in square brackets refer to the Bibliography.

observed it is not possible to determine an activation energy, and a value can be selected from the literature.

c) Measure the resistance. The samples may be cooled to room temperature for the resistance test. Cool in less than 2 h to room temperature. (Measurement of the resistance changes is, in principle, possible *in situ* at the aging temperature.) Recommended read points: 168 h, 500 h, 1 000 h.

NOTE Resistance measurements can extend beyond 2 000 h if saturation of void growth is desired.

- d) Calculate the relative change in resistance, as a percentage of the line-resistance prior to the bake,  $\Delta R$  (%).
- e) Calculate the failure rate (number of failed samples/total sample size). For failure criterion see Clause 6.
- f) Determine the total length of metal line inspected.
- g) If necessary, inspect failed samples to confirm the failure mode (see 5.3 for Al and e.g. [3] for Cu).

### 5.3 Inspection method

The inspection method consists of the following steps.

- a) Bake the samples at a specified temperature for a specified time. The recommended temperature is 200 °C for AI metallization. Recommended read points: 0 h, 168 h, 500 h, 1 000 h. Because the maximum void initiation and growth depends on the bake temperature, it is recommended to test at more than one temperature. The recommended temperature range is 150 °C to 275 °C for AI. Baking times can extend beyond 2 000 h if saturation of void growth is desired.
- b) Remove the scratch protection layer with standard deprocessing techniques. If a lower level of metallization needs to be inspected, remove all other layers to expose the desired metallization level.

https://standards.iteh.ai/catalog/standards/sist/aa6034c7-f9d4-4e63-a316-

NOTE Deprocessing for AI technologies 2can dec done with le.g. ORE (reactive-ion etching) etch for plasma nitride/oxynitride/TEOS (incl. TiN), H<sub>2</sub>O<sub>2</sub> (50 °C) for Ti/TiN barrier layers, and PES (Phosphoric Acid, Acetic Acid, Nitric Acid) etch for AI.

- c) The sample shall not be sputtered with a carbon or gold layer prior to mounting in the Scanning Electron Microscope (SEM).
- d) Place the sample in the SEM, perpendicular to the incident electron beam.
- e) Adjust the magnification of the SEM, such that voids down to class A (see Table 1) can be observed. Count the number of voids in the metal lines. Both wedge shaped voids and slit shaped voids shall be counted.
- f) Perform detailed inspection at an appropriate magnification of the voids observed, to classify these in accordance with Table 1.
- g) Determine the total length of metal line inspected.
- h) Calculate the densities of Class A, Class B, and Class C voids  $N_A$ ,  $N_B$ ,  $N_C$  (in voids per cm) with 60 % confidence using Poisson statistics.

In order to classify the severity of the voids observed, the following classification scheme is used:

Class	Void size/linewidth
Not counted	<10 %
А	≥10 %,, <25 %
В	≥25 %,, <50 %
С	≥50 %

Table 1 – Void classification

# 6 Failure criteria

# 6.1 Resistance method

The failure criterion for layered metallization with refractory shunt layers is a preselected percent resistance increase. The value shall be selected within the range from 5 % to 30 %.

NOTE If the metallization is a single-alloy component, such as AISi or AICu, the failure criterion of the method is an open-circuit of the test structure.

## 6.2 Inspection method

The failure criterion is predefined maximum number of voids in the classes A, B, C, e.g.  $N_{\rm C} < 1/{\rm cm}$ .

# 7 Data interpretation and lifetime extrapolation (resistance change method)

The most straightforward way to interpret the data employs the median time to failure, where failure is determined by either a specified resistance shift or an open circuit. Because extended duration can be required to produce sizeable resistance shifts, a lower relative resistance failure criterion may be desired.

A good way to avoid long test durations is to combine several test structures to effectively form one long line (or via chain) and plot the resistance change versus time. A well-behaved plot is usually obtained, which can be easily extrapolated to longer test times to determine the median time to failure.

# (standards.iteh.ai)

The time-to-failure for the chosen fractional change in resistance is found either from plots of the fractional resistance change versus stress time or the square root of stress time. Void growth is generally agreed to be a diffusive process and the increase in line resistance (for layered metallizations) is proportional to the void length, which shall be proportional to a diffusion length (the average distance a species (i.e. a vacancy in stress voiding mechanism) travels due to diffusion within the lifetime of the species). Thus a plot of fractional resistance change versus the square root of the time has the advantage of being approximately linear until void growth approaches saturation. Failure time is recorded when the resistance exceeds the level defined for failure.

Plot cumulative failures vs. the log of readout time, assuming failure times are log-normally distributed, for determination of product lifetime.

A physical model [1, 2] can be used to relate the failure time to physical variables and is shown as below

$$t_{\rm f} = A \times (T - T_{\rm dep})^{-n} \times \exp(E_{\rm a}/kT) \tag{1}$$

where

 $t_{\rm f}$  is the median time to failure;

A is a constant;

- *T* is the temperature during bake or in use;
- $E_a$  is the effective activation energy for the diffusion process;
- k is Boltzmann's constant;
- n is the creep exponent; and

 $T_{dep}$  is the effective deposition temperature of the isolation layer surrounding the metal.

In first approximation this temperature is equal to the deposition temperature. For the exponent n a value of 2 is used, for AI and for Cu a value of 3 is more appropriate [4].

An effective acceleration factor for stress voiding can be obtained from the ratio of the failure time under use conditions to that under stress conditions, and is given by

$$A_{\rm F} = t_{\rm f,u}/t_{\rm f,s} = (\Delta T_{\rm s}/\Delta T_{\rm u})^n \times \exp{[(E_{\rm a}/k) \times (1/T_{\rm u} - 1/T_{\rm s})]}, \tag{2}$$

where

is the acceleration factor: AF

- is the median time to failure; tf
- Т is the temperature during bake or in use;
- Ea is the effective activation energy for the diffusion process;
- k is Boltzmann's constant;

n is the creep exponent; and

$$\Delta T = (T - T_{dep}).$$

The subscripts u and s denote use and stress conditions, respectively. The effective activation energy can be obtained from a plot of  $t_{\rm f}$  versus 1/kT for several temperatures. The effective activation energy is influenced by the stress in the metal, by the microstructure of the line within several tens of microns on either side of the void, and by contributions to mass transport from interfacial diffusion. Care shall be taken when using Equation (2) that void growth has not saturated.

# (standards.iteh.ai)

The effective activation energy can be determined from fit by the model (1) of the maximum or average resistance shifts for large numbers of structures of the same type baked at different temperatures. Alternatively lathetic median stimelator failure 3 obtained for the same structure at several temperatures can be plotted against WKT and the resulting slope is interpreted as the effective activation energy. Data interpretation can be difficult in AICu alloys because the Cu precipitation changes with temperature due to the change in solubility.

Arrhenius model (without stress term)

There is peak temperature in stress migration failure rate. By using Equation (1), the existence of peak failure rate temperature can be expressed. If the chosen temperature range is below the peak temperature, and if the Arrhenius-plot is a straight line, Equation (1) may be approximated by the Arrhenius model as shown in Equation (3):

$$t_{\rm f} = A \times \exp(E_{\rm a}/kT) \tag{3}$$

The activation energy can be obtained easily with only life test temperature and the lifetime.

An effective acceleration factor for stress voiding can be obtained in the same manner from the ratio of the failure time under use conditions to that under stress conditions, and is given by:

$$A_{\rm F} = t_{\rm f,u}/t_{\rm f,s} = \exp\left[(E_{\rm a}/k) \times (1/T_{\rm u} - 1/T_{\rm s})\right] \tag{4}$$

## 8 Items to be specified and reported

#### 8.1 **Resistance change method**

Items to be specified and reported in the resistance change method includes:

- a) bake temperatures;
- b) failure criteria;
- c) test structure (line configuration, straight, serpentine, etc.), linewidth and length, number of vias, via geometry and placement );
- d) sample size;
- e) wafer fabrication batch(s);
- f) measurement intervals (test points);
- g) plot(s) of the fractional resistance change versus stress time;
- h) plot of the median time to failure  $t_f$  versus 1/KT, including effective activation energy (if determined);
- i) the extrapolated lifetime at use temperature (if determined).

NOTE In addition, any deviations from the standard stress void monitor procedure shall be noted.

#### 8.2 Inspection method

Items to be specified and reported in the inspection method includes:

- a) bake temperatures;
- b) failure criteria;
- c) test structure line configuration (straight, serpentine, etc), width or (line-width/grain size), ratio line length; **iTeh STANDARD PREVIEW**
- d) sample size;
- e) wafer fabrication batch(s); (standards.iteh.ai)
- f) measurement Interval(s);
- IEC 62418:2010 g) the total length of metal line inspected; standards/sist/aa6034c7-f9d4-4e63-a316-
- h) the number of voids detected periclass  $(N_{AS}, N_{B}, N_{C})$
- i) inspection results (picture) of failure sample.

NOTE In addition, any deviations from the standard stress void monitor procedure shall be noted.