SLOVENSKI STANDARD

SIST EN 62132-5:2006

julij 2006

Integrirana vezja – Meritve elektromagnetne odpornosti od 150 kHz do 1 GHz – 5. del: Metoda s Faradayevo kletko (IEC 62132-5:2005)

Integrated circuits - Measurement of electromagnetic immunity, 150 kHz to 1 GHz - Part 5: Workbench Faraday cage method (IEC 62132-5:2005)

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 62132-5:2006</u> https://standards.iteh.ai/catalog/standards/sist/abfb2ff5-d878-4f6a-af24-928931b1911e/sist-en-62132-5-2006

ICS 31.200; 33.100.20

Referenčna številka SIST EN 62132-5:2006(en)

iTeh STANDARD PREVIEW (standards.iteh.ai)

EUROPEAN STANDARD

EN 62132-5

NORME EUROPÉENNE EUROPÄISCHE NORM

January 2006

ICS 31.200

English version

Integrated circuits – Measurement of electromagnetic immunity, 150 kHz to 1 GHz Part 5: Workbench Faraday cage method

(IEC 62132-5:2005)

Circuits intégrés – Mesure de l'immunité électromagnétique, 150 kHz à 1 GHz Partie 5: Méthode de la cage de Faraday sur banc de travail (CEI 62132-5:2005) Integrierte Schaltungen –
Messung der elektromagnetischen
Störfestigkeit im Frequenzbereich
von 150 kHz bis 1 GHz
Teil 5: Verfahren mit Faradayschem
Arbeitskäfig

iTeh STANDARD PREVIEW (standards.iteh.ai)

This European Standard was approved by CENELEC on 2005-12-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, Switzerland and United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

Foreword

The text of document 47A/721/FDIS, future edition 1 of IEC 62132-5, prepared by SC 47A, Integrated circuits, of IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 62132-5 on 2005-12-01.

This standard is to be read in conjunction with EN 62132-1.

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2006-09-01

 latest date by which the national standards conflicting with the EN have to be withdrawn

(dow) 2008-12-01

This European Standard makes reference to International Standards. Where the International Standard referred to has been endorsed as a European Standard or a home-grown European Standard exists, this European Standard shall be applied instead. Pertinent information can be found on the CENELEC web site.

iTeh STANDARD PREVIEW

The text of the International Standard IEC 62132-5:2005 was approved by CENELEC as a European Standard without any modification. (Standard S.iteh.al)

NORME INTERNATIONALE INTERNATIONAL STANDARD

CEI IEC 62132-5

> Première édition First edition 2005-10

Circuits intégrés – Mesure de l'immunité électromagnétique, 150 kHz à 1 GHz –

Partie 5:

¡Méthode de la cage de Faraday w sur banc de travail (standards.iteh.ai)

Integrated circuits 5.2006

tps://standards.itch.ar/catalog/standards/sist/abfb2ff5-d878-4f6a-af24
Measurement of electromagnetic immunity,

150 kHz to 1 GHz –

Part 5:

Workbench Faraday cage method

© IEC 2005 Droits de reproduction réservés — Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'éditeur.

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



CODE PRIX
PRICE CODE

CONTENTS

FC	REWORD	7	
_		4.4	
1	Scope		
2	Normative references		
3	Terms and definitions		
4	General	13	
	4.1 Applicability	13	
	4.2 Measurement philosophy	13	
	4.3 Basic test set-up	15	
	4.4 Workbench concept	15	
5	Test conditions	15	
6	Test equipment	17	
7	Test set-up	17	
	7.1 General	17	
	7.2 Shielding and ambient fields		
	7.3 Workbench set-up	19	
	7.4 Connections to the test board	19	
	 7.4 Connections to the test board 7.5 Common-mode points. I ANDARD PREVIEW 	21	
	7.6 Workbench Faraday cage - Practical implementation	23	
	7.6 Workbench Faraday cage a Practical implementation		
8	Test procedure <u>SIST-EN 62132-52006</u>	25	
	8.1 General https://standards.iteh.ai/catalog/standards/sist/abfb2ff5-d878-4f6a-af24-	25	
	8.2 Requirements for the workbench Faraday cage test	27	
9	Test report	27	
An	nex A (normative) Detailed specification of workbench Faraday cage (WBFC)	29	
An	nex B (informative) Theory of workbench Faraday cage method	37	
An	nex C (informative) Common-mode impedances	39	
An	nex D (informative) RF immunity levels	41	
Б		. 	
RIK	oliography	45	

Figure 1 – Conducted immunity measurement method – General set-up	15
Figure 2 – Set-up for RF immunity testing using the workbench Faraday cage	19
Figure 3 – Influence of selected number of common-mode points	21
Figure 4 – Position of common-mode points	23
Figure A.1 – Mechanical drawing of workbench Faraday cage	31
Figure A.2 – Mechanical drawing of workbench – Cover	31
Figure A.3 – Low-pass feed-through filter	33
Figure A.4 – Example of a construction of the 150 Ω network	33
Figure A.5 – Example of the measured impedance of the 150 Ω network	33
Figure A.6 – Metallic calibration jig for common mode impedance measurements	35
Figure B.1 – Workbench Faraday cage lumped elements model	37
Table C.1 – Statistical values of radiation resistances measured on long cables	39
Table C.2 – CDN common-mode impedance parameters	39
Table D.1 – Test levels for immunity	41

iTeh STANDARD PREVIEW (standards.iteh.ai)

INTERNATIONAL ELECTROTECHNICAL COMMISSION

INTEGRATED CIRCUITS – MEASUREMENT OF ELECTROMAGNETIC IMMUNITY, 150 kHz TO 1 GHz –

Part 5: Workbench Faraday cage method

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
 consensus of opinion on the relevant subjects since each technical committee has representation from all
 interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be field responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.

 928931b1911e/sist-en-62132-5-2006
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62132-5 has been prepared by subcommittee 47A: Integrated circuits, of IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47A/721/FDIS	47A/728/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

This standard is to be read in conjunction with IEC 62132-11.

IEC 62132 consists of the following parts, under the general title *Integrated circuits – Measurement of electromagnetic immunity, 150 kHz to 1 GHz:*

- Part 1: General conditions and definitions
- Part 2: Measurement of Radiated Immunity TEM-Cell and Wideband TEM-Cell Method ²
- Part 3: Bulk Current Injection (BCI), 10 kHz to 1GHz ³
- Part 4: Direct RF power injection method 4
- Part 5: Workbench Faraday cage method

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed.
- · withdrawn.
- · replaced by a revised edition, or
- · amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

¹ To be published.

² Under consideration.

³ In preparation.

⁴ To be published.

INTEGRATED CIRCUITS – MEASUREMENT OF ELECTROMAGNETIC IMMUNITY, 150 kHz TO 1 GHz –

Part 5: Workbench Faraday cage method

1 Scope

This measurement procedure describes a measurement method to quantify the RF immunity of integrated circuits (ICs) mounted on a standardized test board or on their final application board (PCB), to electromagnetic conductive disturbances.

2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60050(131): International Electrotechnical Vocabulary (IEV) Chapter 131: Electric and magnetic circuits

IEC 60050(161): International Electrotechnical Vocabulary (IEV) – Chapter 161: Electromagnetic compatibility

SIST EN 62132-5:2006

IEC 62132-1: Integrated circuits 7 Measurement of electromagnetic immunity, 150 kHz to 1 GHz – Part 1: General conditions and definitions 5

IEC 61000-4-6: Electromagnetic compatibility (EMC) – Part 4: Testing and measurement techniques – Section 6: Immunity to conducted disturbances, induced by radio-frequency fields

3 Terms and definitions

For the purposes of this document, the definitions of IEC 62132-1, IEC 60050(131) and IEC 60050(161), as well as the following, apply.

3.1

common-mode point

node in a circuit or at a PCB at which a single point is taken as signal terminal, the second terminal being the signal's reference (forming a 2-terminal port). As an example of a common-mode point, the ground reference plane (V_{ss} -plane) at an edge of a PCB is considered with respect to an external reference, e.g. the bottom of the workbench Faraday cage.

⁵ To be published.

3.2

common-mode port

virtual node of a circuit or at a connector port at which the signal follows the vector sum of all signals (including ground) at that port in relation to a reference port. As an example, the bottom of the Workbench Faraday cage is considered an external reference. At a common-mode port with multiple wires, this node can be established by using a passive summation network.

NOTE For a shielded (multi-wire) cable, the screen of that cable is used as common-mode port terminal. In this case, the common-mode point is the screen of that cable.

4 General

4.1 Applicability

This standard applies to ICs that can perform "stand-alone" functions when used on a physically small test board.

The RF immunity of these ICs can be measured under pre-defined conditions. In addition, the method allows measurements on application boards. This gives the user an indication of the expected immunity once the IC(s) is implemented.

This method makes it possible to classify ICs for dedicated functions where EMC constraints are applicable. This might apply to ICs used with cordless telephones, other communication devices and applications where EMC properties are important to obtain optimal operation e.g. automotive, process measurement and control equipment and all other products that control critical functions.

(standards.iteh.ai)

4.2 Measurement philosophy

The workbench method is derived from the IEC 61000-4-6. The method described in that publication assumes that supply and signal cable(s) are attached to an electrically small test board, with dimensions $\leq \lambda/2$, i.e. 0,15 m at 1 GHz, see note. These connected cables become the dominant antennas; the induced RF disturbance is injected to the test board via these "antennas".

NOTE The test board and its connected cables thereto should be partly supported by material with low dielectric constant, as such ε_r = 1 is assumed, see also 7.7.

The connected cables will have functions such as supply, communication and other signal interfaces and these cables are commonly not geometrically oriented in the same plane as the other cables.

The antenna (common-mode) impedance per port has been normalised to 150 Ω with tolerances in the various frequency bands. By injecting either a voltage in series or a current through these common-mode impedances, the RF immunity test is established.

Direct injection of RF disturbance to the IC package is very small, see also IEC 62132-2 as an additional measurement method, and often negligible compared to the disturbance injected through the connected cable(s). Due to the fact that induced currents will flow through the reference of the test board, indirect coupling between the voltages and currents through the package are also established.

Because of the concept chosen, the workbench method shows the effect of the test board layout, the IC supply decoupling, the RF performance of the used discrete components (capacitors, inductors) as well as the measures taken on the IC (e.g. on-chip decoupling, filtered inputs and Schmitt-triggers used, etc.). Similar modes of operation (by software or function) shall be used for the various ICs to be tested to allow comparison. In addition, various modes of operation with one IC allow comparison i.e. determination of contribution of individual blocks within the IC.