



SLOVENSKI STANDARD SIST EN 61188-5-8:2008

01-september-2008

Hljg_UbY'd`cý Y]b'gYghUj]Hljg_Ub] `d`cý `!BU fhcj Ub^Y]b'i dcfUU!)!, "XY.
DfY[`YXcj Ub^Y'dcj YnUj `fd`cg_Yj #gh]_k`!B]n]d`cg_cj b] ` _ca dcbYbhf6; 5ž: 6; 5ž
7; 5ž@ 5k'f97`*%%, !)!, .8\$\$+L

Printed boards and printed board assemblies - Design and use - Part 5-8: Attachment
(land/joint) considerations - Area array components (BGA, FBGA, CGA, LGA)

iTeh STANDARD PREVIEW

Leiterplatten und Flachbaugruppen (printboards) Konstruktion und Anwendung - Teil 5-8:
Betrachtungen zur Montage (Anschlussfläche/Verbindung) - Flächenmatrix-Bauelemente
(BGA, FBGA, CGA, LGA)

[SIST EN 61188-5-8:2008](https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008)

[https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-](https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008)

[29e5a57bc704/sist-en-61188-5-8-2008](https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008)

Cartes imprimées et cartes imprimées équipées - Conception et utilisation - Partie 5-8:
Considérations sur les liaisons pistes-soudures - Composants matriciels (BGA, FBGA,
CGA, LGA)

Ta slovenski standard je istoveten z: EN 61188-5-8:2008

ICS:

31.180 Vã \ a) aý^: læ(V Q Dã Áã \ a) ^ Printed circuits and boards
] || z ^

SIST EN 61188-5-8:2008

en,de

iTeh STANDARD PREVIEW
(standards.iteh.ai)

SIST EN 61188-5-8:2008

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

EUROPEAN STANDARD
NORME EUROPÉENNE
EUROPÄISCHE NORM

EN 61188-5-8

March 2008

ICS 31.180

English version

**Printed boards and printed board assemblies -
Design and use -
Part 5-8: Attachment (land/joint) considerations -
Area array components (BGA, FBGA, CGA, LGA)
(IEC 61188-5-8:2007)**

Cartes imprimées
et cartes imprimées équipées -
Conception et utilisation -
Partie 5-8: Considérations sur les liaisons
pistes-soudures -
Composants matriciels
(BGA, FBGA, CGA, LGA)
(CEI 61188-5-8:2007)

Leiterplatten und Flachbaugruppen -
Konstruktion und Anwendung -
Teil 5-8: Betrachtungen zur Montage
(Anschlussfläche/Verbindung) -
Flächenmatrix-Bauelemente
(BGA, FBGA, CGA, LGA)
(IEC 61188-5-8:2007)

iteh STANDARD PREVIEW
(standards.iteh.ai)

[SIST EN 61188-5-8:2008](https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008)

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

This European Standard was approved by CENELEC on 2008-02-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

Foreword

The text of document 91/705/FDIS, future edition 1 of IEC 61188-5-8, prepared by IEC TC 91, Electronics assembly technology, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 61188-5-8 on 2008-02-01.

This European Standard is to be read in conjunction with EN 61188-5-1.

The following dates were fixed:

- latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2008-11-01
- latest date by which the national standards conflicting with the EN have to be withdrawn (dow) 2011-02-01

Annex ZA has been added by CENELEC.

Endorsement notice

The text of the International Standard IEC 61188-5-8:2007 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following note has to be added for the standard indicated:

IEC 61191-1 NOTE Harmonized as EN 61191-1:1998 (not modified).

[SIST EN 61188-5-8:2008](https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008)

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

Annex ZA (normative)

Normative references to international publications with their corresponding European publications

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	<u>EN/HD</u>	<u>Year</u>
IEC 60068-2-58	- ¹⁾	Environmental testing - Part 2-58: Tests - Test Td: Test methods for solderability, resistance to dissolution of metallization and to soldering heat of surface mounting devices (SMD)	EN 60068-2-58 + corr. December	2004 ²⁾ 2004
IEC 60191-2	Series	Mechanical standardization of semiconductor devices - Part 2: Dimensions	-	-
IEC 61188-5-1	- ¹⁾	Printed boards and printed board assemblies - Design and use - Part 5-1: Attachment (land/joint) considerations - Generic requirements	EN 61188-5-1	2002 ²⁾
IEC 62090	- ¹⁾	Product package labels for electronic components using bar code and two- dimensional symbologies	EN 62090	2003 ²⁾

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

¹⁾ Undated reference.

²⁾ Valid edition at date of issue.

iTeh STANDARD PREVIEW
(standards.iteh.ai)

SIST EN 61188-5-8:2008

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>



IEC 61188-5-8

Edition 1.0 2007-10

INTERNATIONAL STANDARD

**Printed boards and printed board assemblies – Design and use –
Part 5-8: Attachment (land/joint) considerations – Area array components (BGA,
FBGA, CGA, LGA)**

STANDARD PREVIEW
(standards.iteh.ai)

SIST EN 61188-5-8:2008
<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

PRICE CODE

U

CONTENTS

FOREWORD.....	4
INTRODUCTION.....	6
1 Scope.....	7
2 Normative references.....	7
3 General information.....	8
3.1 General component description.....	8
3.2 Marking.....	8
3.3 Carrier packaging format.....	9
3.4 Process considerations.....	9
4 BGA (square).....	9
4.1 Field of application.....	9
4.2 Component descriptions.....	9
4.2.1 Basic construction.....	9
4.2.2 Termination materials.....	10
4.2.3 Marking.....	11
4.2.4 Carrier package format.....	11
4.2.5 Process considerations.....	11
4.3 Component dimensions (square).....	11
4.3.1 PBGA 1,5 mm pitch component dimensions (square).....	12
4.3.2 PBGA 1,27 mm pitch component dimensions (square).....	14
4.3.3 PBGA 1,00 mm pitch component dimensions (square).....	15
4.4 Solder joint fillet design.....	17
4.4.1 Solder joint fillet design – Non-collapsing, collapsing (level 3).....	17
4.5 Land pattern dimensions.....	18
4.5.1 PBGA 1,5 mm pitch land pattern dimensions (square).....	19
4.5.2 PBGA 1,27 mm pitch land pattern dimensions (square).....	21
4.5.3 PBGA 1,00 mm pitch land pattern dimensions (square).....	23
5 FBGA (square).....	25
6 BGA (rectangular).....	25
6.1 Field of application.....	25
6.2 Component descriptions.....	25
6.2.1 Basic construction.....	25
6.2.2 Termination materials.....	25
6.2.3 Marking.....	26
6.2.4 Carrier package format.....	26
6.2.5 Process considerations.....	26
6.3 Component dimensions (rectangular).....	26
6.4 Solder joint fillet design.....	27
6.4.1 Solder joint fillet design – Collapsing (level 3).....	27
6.4.2 Land approximation.....	28
6.4.3 Total variation.....	28
6.5 Land pattern dimensions.....	28
7 FBGA (rectangular).....	29
8 CGA.....	29
9 LGA.....	29

Bibliography.....	30
Figure 1 – Area array land pattern configuration	7
Figure 2 – BGA physical configuration examples	10
Figure 3 – High land and eutectic solder ball and joint comparison	10
Figure 4 – BGA (square).....	11
Figure 5 – General BGA dimensional characteristics.....	12
Figure 6 – Solder joint fillet design.....	18
Figure 7 – BGA (square) land pattern dimensions	19
Table 1 – Ball diameter sizes	8
Table 2 – BGA products with pitch of 1,5 mm.....	13
Table 3 – BGA products with pitch of 1,27 mm.....	14
Table 4 – BGA products with pitch of 1,0 mm.....	16
Table 5 – BGA product land patterns with pitch of 1,50 mm	20
Table 6 – BGA product land patterns with pitch of 1,27 mm	22
Table 7 – BGA product land patterns with pitch of 1,00 mm	24
Table 8 – Rectangular BGA products with pitch of 1,27 mm	27
Table 9 – Rectangular BGA product land patterns with pitch of 1,27 mm.....	29

SIST EN 61188-5-8:2008

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**PRINTED BOARDS AND PRINTED BOARD ASSEMBLIES –
DESIGN AND USE –**
**Part 5-8: Attachment (land/joint) considerations –
Area array components (BGA, FBGA, CGA, LGA)**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61188-5-8 has been prepared by IEC technical committee 91: Electronics assembly technology.

The text of this standard is based on the following documents:

FDIS	Report on voting
91/705/FDIS	91/737/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

IEC 61188-5-8 is to be read in conjunction with IEC 61188-5-1.

A list of all parts of the IEC 61188 series, under the general title *Printed boards and printed board assemblies – Design and use*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "<http://webstore.iec.ch>" in the data related to the specific publication. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

A bilingual version of this publication may be issued at a later date.

iTeh STANDARD PREVIEW (standards.iteh.ai)

[SIST EN 61188-5-8:2008](#)

<https://standards.iteh.ai/catalog/standards/sist/70b123e7-e69a-406f-98e8-29e5a57bc704/sist-en-61188-5-8-2008>

INTRODUCTION

This part of IEC 61188 covers land patterns for area array components which include ball grid array (BGA) parts (rigid, flexible or ceramic substrate); fine pitch ball grid array (FBGA) parts (rigid or flexible substrate); column grid array (CGA) parts (ceramic substrates) and land grid array (LGA) parts (ceramic substrates). Each clause contains information in accordance with the area array family of components and their requirements for appropriate land patterns.

The proposed land pattern dimensions in this standard are based upon the fundamental tolerance calculation combined with the given land geometries and courtyard excesses (see IEC 61188-5-1, Generic requirements). The courtyard includes all issues of the normal manufacturing necessities.

The unaltered land pattern dimensions of this part are generally applicable for the solder paste application plus the reflow soldering process.

Although other standards in the IEC 61188-5 series define three levels of land pattern dimensioning, this standard will only define two levels. One level (level 2) is for non collapsing BGA balls; the other level (level 3) is for those BGA components where the ball does collapse around the land. All land descriptions are non-solder mask defined. Each land pattern has been assigned an identification number to indicate the characteristics of the specific robustness of the land patterns. Users also have the opportunity to organize the information so that it is most useful for their particular design.

If a user has good reason to use a concept different from that of IEC 61188-5-1, or if the user prefers unusual land geometries, this standard should be used for checking the resulting ball to land relationship.

It is the responsibility of the user to verify the SMD land patterns used for achieving an undisturbed mounting process including testing and an ensured reliability for the product stress conditions in use. In addition, the size and shape of the proposed land pattern may vary according to the solder resist aperture, the size of the land pattern extension (dog bone), the via within the extension, or if the via is in the land pattern itself.

Dimensions of the components listed in this standard are of those available in the market, and regarded as reference only.