

SLOVENSKI STANDARD SIST EN 62374:2008

01-januar-2008

Dc`dfYj cXb]ý_]'YYa Ybh]'!'DfYg_i g'X]YY_hf] bY'd`Ugh]'j fUhg' Ugcj bc'cXj]gb]a X]YY_lf] b]a 'df YVc Ya 'fH886 Ł'fl97 '* &' +(.&\$\$+Ł

Semiconductor devices - Time Dependent Dielectric Breakdown (TDDB) test for gate dielectric films

Halbleiterbauelemente - Prüfung des zeitabhängigen dielektrischen Durchbruchs (TDDB) für dielektrische Gate-Schichten TANDARD PREVIEW

Dispositifs à semiconductors - Essai de rupture diélectrique en fonction du temps (TDDB) pour films diélectriques de grilles TEN 62374:2008

https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-

Ta slovenski standard je istoveten z: EN 62374-2008

ICS:

31.080.01 Polprevodniški elementi (naprave) na splošno

Semiconductor devices in general

SIST EN 62374:2008

en,fr,de



iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 62374:2008 https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008



EUROPEAN STANDARD NORME EUROPÉENNE

EN 62374

EUROPÄISCHE NORM

October 2007

ICS 31.080

English version

Semiconductor devices -Time Dependent Dielectric Breakdown (TDDB) test for gate dielectric films (IEC 62374:2007)

Dispositifs à semiconductors -Essai de rupture diélectrique en fonction du temps (TDDB) pour films diélectriques de grille (CEI 62374:2007) Halbleiterbauelemente -Prüfung des zeitabhängigen dielektrischen Durchbruchs (TDDB) für dielektrische Gate-Schichten (IEC 62374:2007)

iTeh STANDARD PREVIEW

(standards.iteh.ai)

This European Standard was approved by CENELEC on 2007-10-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

© 2007 CENELEC - All rights of exploitation in any form and by any means reserved worldwide for CENELEC members.

Foreword

The text of document 47/1894/FDIS, future edition 1 of IEC 62374, prepared by IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 62374 on 2007-10-01.

The following dates were fixed:

_	latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement	(dop)	2008-07-01
-	latest date by which the national standards conflicting with the EN have to be withdrawn	(dow)	2010-10-01

Endorsement notice

The text of the International Standard IEC 62374:2007 was approved by CENELEC as a European Standard without any modification.

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 62374:2008 https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008 SIST EN 62374:2008

NORME INTERNATIONALE INTERNATIONAL STANDARD

CEI IEC 62374

Première édition First edition 2007-03

Dispositifs à semiconducteurs – Essai de rupture diélectrique en fonction du temps (TDDB) pour films diélectriques de grille

iTeh STANDARD PREVIEW

Semi**conductor devices ai**) Time dependent dielectric breakdown (TDDB) test for gate dielectric films

94c8a65db8a2/sist-en-62374-2008

© IEC 2007 Droits de reproduction réservés — Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'éditeur. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



Commission Electrotechnique Internationale International Electrotechnical Commission Международная Электротехническая Комиссия CODE PRIX PRICE CODE



Pour prix, voir catalogue en vigueur For price, see current catalogue

CONTENTS

FO	REWORD	5			
1	Scope	9			
2	2 Terms and definitions				
3	Test equipment1				
4	Test samples				
	4.1 General	13			
	4.2 Test structure: capacitor structure				
_	4.3 Area				
5	Procedures				
	5.1 General				
	5.2 Pre-test5.3 Test conditions				
	5.4 Criteria				
6	Lifetime estimation				
	6.1 General	25			
	6.2 Acceleration model	25			
7	Lifetime dependence on gate scide aleards.iteh.ai)	35			
An	nex A (informative) Supplementary determining ⁴ test ⁸ condition and data analysis https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a- 94c8a65db8a2/sist-en-62374-2008				
Bib	oliography	43			
-	jure 1 – Test flow diagram of constant voltage stress method	17			
-	eakdown	23			
	jure 3 – Timing diagram showing the implementation of the stress interruption thin induce for monitoring the change in SILC (t_{init} shall be <1 % of the anticipated t_{bd})	25			
Fig	ure 4– Graph fitted Weibull/Lognormal distribution (Weibull is recommended)	31			
Figure 5 – Estimate procedure of electric acceleration factor					
Figure 6 – Estimation procedure of activation energy					
Figure A.1 – Voltage dependence of lifetime for TDDB					
Fig	Figure A.2 – Each component plotted as a function of V _{OX} 41				

62374 © IEC:2007

– 5 –

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES –

TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) TEST FOR GATE DIELECTRIC FILMS

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any enduser.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an EC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62374 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47/1894/FDIS	47/1896/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 62374:2008 https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008

SEMICONDUCTOR DEVICES -

TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) TEST FOR GATE DIELECTRIC FILMS

1 Scope

This International Standard provides a test method of Time Dependent Dielectric Breakdown (TDDB) for gate dielectric films on semiconductor devices and a product lifetime estimation method of TDDB failure.

2 Terms and definitions

For the purposes of this document, the following terms and definitions apply:

2.1

oxide electric field (strength)

Eox

defined as oxide voltage divided by oxide thickness PREVIEW

NOTE

 $E_{OX} = V_{OX}/t_{OX}$

(1)

where

 t_{ox} is the oxide thickness.

 t_{ox} must be determined by a consistent, documented method (physical measurement method by Scanning Electron Microscope (SEM), Transmission Electron Microscope (TEM) or Capacitance-Voltage (CV) analysis). It is important to point out that the applied voltage is not necessarily the voltage across the oxide. Ultra-thin oxides exhibit quantum confinement effects and gate electrode depletion effects effectively reducing the voltage across the oxide. The method of determining t_{ox} or a reference to the documented standard must be included in the data report.

(standards.iteh.ai)

2.2

gate oxide leakage current

 I_{g} the leakage current flowing in the gate terminal of an insulated-gate field-effect transistor

NOTE The letter symbol " I_q " is in common use for the gate leakage current.

2.3

initial gate oxide leakage current

I_{g0}

leakage current flowing in the gate terminal of an oxide insulated-gate when a use voltage is applied before stress voltage or stress electric field is applied

62374 © IEC:2007

- 11 -

2.4 compliance current

I_{comp}

maximum current of the voltage-forcing equipment

NOTE A compliance limit can be specified for a particular test.

2.5

measured gate oxide leakage current

 I_{meas} gate leakage current measured in the pre-test or Constant Voltage Stress (CVS) test

2.6

stress-induced leakage oxide current

ISILC

stress-induced leakage current measured at V_{SILC}

NOTE This value is measured and compared during the constant voltage test if the stress interruption method is used to detect breakdown.

2.7

use gate oxide leakage current

I_{use} typical measured current through the oxide at the normal use voltage

2.8 **iTeh STANDARD PREVIEW** stress gate oxide leakage current

Istress (standards.iteh.ai) oxide gate current measured during the CVS test

SIST EN 62374:2008

2.9 previously measured gate oxide leakage current 2000

*I*previous

previously measured oxide current in CVS test condition

2.10

breakdown time

t_{bd}

summation of time at which stress voltage is applied to gate oxide until oxide failure

NOTE In the CVS test, the applied stress voltage is interrupted by measuring and judging repeatedly. (See Figure 1)

2.11

interval time

tint

time that stress is applied before the stress is interrupted and I_{SILC} is measured during the stress interruption technique for detecting breakdown

NOTE See Figure 3

2.12 gate oxide thickness tox

physical thickness of gate oxide

2.13

wait time

t_{wait}

time before I_{SILC} is measured after a stress is interrupted during the stress interruption technique for detecting breakdown (see Figure 3)

2.14

SILC voltage

VSILC

voltage at which the stress-induced leakage current (I_{SILC}) is measured

2.15

stress voltage

V_{stress} voltage applied during CVS test

2.16

use voltage

 V_{use} voltage that is applied during the pre-test to determine device validity

NOTE This voltage is usually the power supply voltage or use voltage of the technology.

3 Test equipment

TDDB test can be applied for both package level test and wafer level tests. A high

TDDB test can be applied for both package level test and wafer level tests. A high temperature oven is used for the package level test. In the case of the wafer level tests, a wafer prober with a hot plate or a hot chuck is necessary. Additionally, measurement instruments are necessary that can detect failure criterion (that depends on t_{ox} , device structure and area).

https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008

4 Test samples

4.1 General

The test samples for TDDB test should have the following test structure and area.

4.2 Test structure: capacitor structure

The test sample has a capacitor structure that consists of the gate dielectric film and gate electrode formed on a silicon substrate.

A capacitor or a field effect transistor (FET)-structure can be selected for the purpose of the test. The area and geometry can be varied.

FET-structures are preferred over capacitors, because stress should be performed in use mode, which is the inversion case. Multiple structures with variation in active area, isolation edge and gate edge perimeter are recommended in order to measure area scaling and to identify area vs. perimeter effects.

Test structure leads should be designed to minimize resistance to prevent voltage drops.