

Dc`dfYj cXbjy_]`Y`Ya Ybhj`!`DfYg_i g`XjY`Y_f] bY`d`Ughj`j fUhg` Ugcj bc`cXj]gb]a
XjY`Y_f] b]a `dfYVc`Ya `fH8 8 6 L`f197 `* &' +(.&\$ \$+L

Semiconductor devices - Time Dependent Dielectric Breakdown (TDDB) test for gate dielectric films

Halbleiterbauelemente - Prüfung des zeitabhängigen dielektrischen Durchbruchs (TDDB) für dielektrische Gate-Schichten

Dispositifs à semiconductors - Essai de rupture diélectrique en fonction du temps (TDDB) pour films diélectriques de grille

<https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65ddb8a2/sist-en-62374-2008>

Ta slovenski standard je istoveten z: EN 62374:2007

ICS:

31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
-----------	---	-------------------------------------

SIST EN 62374:2008

en,fr,de

iTeh STANDARD PREVIEW
(standards.iteh.ai)

SIST EN 62374:2008

<https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008>

EUROPEAN STANDARD

EN 62374

NORME EUROPÉENNE

EUROPÄISCHE NORM

October 2007

ICS 31.080

English version

**Semiconductor devices -
Time Dependent Dielectric Breakdown (TDDB) test
for gate dielectric films
(IEC 62374:2007)**

Dispositifs à semiconductors -
Essai de rupture diélectrique
en fonction du temps (TDDB)
pour films diélectriques de grille
(CEI 62374:2007)

Halbleiterbauelemente -
Prüfung des zeitabhängigen
dielektrischen Durchbruchs (TDDB)
für dielektrische Gate-Schichten
(IEC 62374:2007)

iTeh STANDARD PREVIEW
(standards.iteh.ai)

This European Standard was approved by CENELEC on 2007-10-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

Foreword

The text of document 47/1894/FDIS, future edition 1 of IEC 62374, prepared by IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 62374 on 2007-10-01.

The following dates were fixed:

- | | | |
|--|-------|------------|
| – latest date by which the EN has to be implemented
at national level by publication of an identical
national standard or by endorsement | (dop) | 2008-07-01 |
| – latest date by which the national standards conflicting
with the EN have to be withdrawn | (dow) | 2010-10-01 |

Endorsement notice

The text of the International Standard IEC 62374:2007 was approved by CENELEC as a European Standard without any modification.

iTeh STANDARD PREVIEW
(standards.iteh.ai)

SIST EN 62374:2008

<https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008>

CONTENTS

FOREWORD.....	5
1 Scope.....	9
2 Terms and definitions	9
3 Test equipment.....	13
4 Test samples	13
4.1 General.....	13
4.2 Test structure: capacitor structure	13
4.3 Area	15
5 Procedures.....	15
5.1 General.....	15
5.2 Pre-test	19
5.3 Test conditions	19
5.4 Criteria	19
6 Lifetime estimation	25
6.1 General.....	25
6.2 Acceleration model.....	25
6.3 A procedure for a lifetime estimation	29
7 Lifetime dependence on gate oxide area	35
Annex A (informative) Supplementary determining test condition and data analysis	37
Bibliography.....	43
Figure 1 – Test flow diagram of constant voltage stress method	17
Figure 2– Typical example of implementing the variance method for detecting breakdown	23
Figure 3 – Timing diagram showing the implementation of the stress interruption technique for monitoring the change in SILC (t_{init} shall be <1 % of the anticipated t_{bd})	25
Figure 4– Graph fitted Weibull/Lognormal distribution (Weibull is recommended).....	31
Figure 5 – Estimate procedure of electric acceleration factor	33
Figure 6 – Estimation procedure of activation energy	33
Figure A.1 – Voltage dependence of lifetime for TDDb.....	37
Figure A.2 – Each component plotted as a function of V_{OX}	41

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES –

TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) TEST
FOR GATE DIELECTRIC FILMS

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62374 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47/1894/FDIS	47/1896/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "<http://webstore.iec.ch>" in the data related to the specific publication. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW **(standards.iteh.ai)**

SIST EN 62374:2008

<https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008>

SEMICONDUCTOR DEVICES –

TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) TEST FOR GATE DIELECTRIC FILMS

1 Scope

This International Standard provides a test method of Time Dependent Dielectric Breakdown (TDDB) for gate dielectric films on semiconductor devices and a product lifetime estimation method of TDDB failure.

2 Terms and definitions

For the purposes of this document, the following terms and definitions apply:

2.1 oxide electric field (strength)

E_{ox}

defined as oxide voltage divided by oxide thickness.

NOTE

$$E_{ox} = V_{ox}/t_{ox} \quad (1)$$

where

E_{ox} (MV/cm) is the oxide electric field;

V_{ox} is the oxide voltage;

t_{ox} is the oxide thickness.

t_{ox} must be determined by a consistent, documented method (physical measurement method by Scanning Electron Microscope (SEM), Transmission Electron Microscope (TEM) or Capacitance-Voltage (CV) analysis). It is important to point out that the applied voltage is not necessarily the voltage across the oxide. Ultra-thin oxides exhibit quantum confinement effects and gate electrode depletion effects effectively reducing the voltage across the oxide. The method of determining t_{ox} or a reference to the documented standard must be included in the data report.

2.2 gate oxide leakage current

I_g

the leakage current flowing in the gate terminal of an insulated-gate field-effect transistor

NOTE The letter symbol " I_g " is in common use for the gate leakage current.

2.3 initial gate oxide leakage current

I_{g0}

leakage current flowing in the gate terminal of an oxide insulated-gate when a use voltage is applied before stress voltage or stress electric field is applied

2.4**compliance current** I_{comp}

maximum current of the voltage-forcing equipment

NOTE A compliance limit can be specified for a particular test.

2.5**measured gate oxide leakage current** I_{meas}

gate leakage current measured in the pre-test or Constant Voltage Stress (CVS) test

2.6**stress-induced leakage oxide current** I_{SILC} stress-induced leakage current measured at V_{SILC}

NOTE This value is measured and compared during the constant voltage test if the stress interruption method is used to detect breakdown.

2.7**use gate oxide leakage current** I_{use}

typical measured current through the oxide at the normal use voltage

2.8**stress gate oxide leakage current** I_{stress}

oxide gate current measured during the CVS test

2.9**previously measured gate oxide leakage current** I_{previous}

previously measured oxide current in CVS test condition

2.10**breakdown time** t_{bd}

summation of time at which stress voltage is applied to gate oxide until oxide failure

NOTE In the CVS test, the applied stress voltage is interrupted by measuring and judging repeatedly. (See Figure 1)

2.11**interval time** t_{int} time that stress is applied before the stress is interrupted and I_{SILC} is measured during the stress interruption technique for detecting breakdown

NOTE See Figure 3

2.12**gate oxide thickness** t_{ox}

physical thickness of gate oxide

2.13**wait time** t_{wait}

time before I_{SILC} is measured after a stress is interrupted during the stress interruption technique for detecting breakdown (see Figure 3)

2.14**SILC voltage** V_{SILC}

voltage at which the stress-induced leakage current (I_{SILC}) is measured

2.15**stress voltage** V_{stress}

voltage applied during CVS test

2.16**use voltage** V_{use}

voltage that is applied during the pre-test to determine device validity

NOTE This voltage is usually the power supply voltage or use voltage of the technology.

3 Test equipment

TDDb test can be applied for both package level test and wafer level tests. A high temperature oven is used for the package level test. In the case of the wafer level tests, a wafer prober with a hot plate or a hot chuck is necessary. Additionally, measurement instruments are necessary that can detect failure criterion (that depends on t_{ox} , device structure and area).

<https://standards.iteh.ai/catalog/standards/sist/c18d32f6-c3a8-4172-bd3a-94c8a65db8a2/sist-en-62374-2008>

4 Test samples**4.1 General**

The test samples for TDDb test should have the following test structure and area.

4.2 Test structure: capacitor structure

The test sample has a capacitor structure that consists of the gate dielectric film and gate electrode formed on a silicon substrate.

A capacitor or a field effect transistor (FET)-structure can be selected for the purpose of the test. The area and geometry can be varied.

FET-structures are preferred over capacitors, because stress should be performed in use mode, which is the inversion case. Multiple structures with variation in active area, isolation edge and gate edge perimeter are recommended in order to measure area scaling and to identify area vs. perimeter effects.

Test structure leads should be designed to minimize resistance to prevent voltage drops.