



IEC 61691-6

Edition 1.0 2009-12

# INTERNATIONAL STANDARD

IEEE Std 1076.1™

Behavioural languages – **STANDARD PREVIEW**  
Part 6: VHDL Analog and Mixed-Signal Extensions  
(standards.iteh.ai)

[IEC 61691-6:2009](https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009)

<https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009>



**THIS PUBLICATION IS COPYRIGHT PROTECTED**  
**Copyright © 2009 IEEE**

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc.

Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office.

Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Central Office  
3, rue de Varembe  
CH-1211 Geneva 20  
Switzerland  
Email: [inmail@iec.ch](mailto:inmail@iec.ch)  
Web: [www.iec.ch](http://www.iec.ch)

Institute of Electrical and Electronics Engineers, Inc  
3 Park Avenue  
New York, NY10016-5997  
USA  
Email: [stds.ipr@ieee.org](mailto:stds.ipr@ieee.org)  
Web: [www.ieee.org](http://www.ieee.org)

### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

- Catalogue of IEC publications: [www.iec.ch/searchpub](http://www.iec.ch/searchpub)

The IEC on-line Catalogue enables you to search by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, withdrawn and replaced publications.

- IEC Just Published: [www.iec.ch/online\\_news/justpub](http://www.iec.ch/online_news/justpub)

Stay up to date on all new IEC publications. Just Published details twice a month all new publications released. Available on-line and also by email.

- Electropedia: [www.electropedia.org](http://www.electropedia.org)

The world's leading online dictionary of electronic and electrical terms containing more than 20,000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vocabulary online.

- Customer Service Centre: [www.iec.ch/webstore/custserv](http://www.iec.ch/webstore/custserv)

If you wish to give us your feedback on this publication or need further assistance, please visit the Customer Service Centre FAQ or contact us:

Email: [csc@iec.ch](mailto:csc@iec.ch)

Tel.: +41 22 919 02 11



IEC 61691-6

Edition 1.0 2009-12

# INTERNATIONAL STANDARD

IEEE Std 1076-1™

Behavioural languages –

Part 6: VHDL Analog and Mixed-Signal Extensions

STANDARD PREVIEW  
(standards.iteh.ai)

[IEC 61691-6:2009](https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009)

<https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009>

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

PRICE CODE

XH

ICS 25.040, 35.060

ISBN 978-0-7381-6283-6

## CONTENTS

|  |      |
|--|------|
| Foreword .....                                       | v    |
| IEEE introduction .....                              | viii |
| 0. Overview .....                                    | 1    |
| 0.1 Purpose and scope .....                          | 1    |
| 0.2 Normative references .....                       | 1    |
| 0.3 Structure and terminology of this standard ..... | 2    |
| 1. Design entities and configurations .....          | 5    |
| 1.1 Entity declarations .....                        | 5    |
| 1.2 Architecture bodies .....                        | 10   |
| 1.3 Configuration declarations .....                 | 12   |
| 2. Subprograms and packages .....                    | 19   |
| 2.1 Subprogram declarations .....                    | 19   |
| 2.2 Subprogram bodies .....                          | 22   |
| 2.3 Subprogram overloading .....                     | 24   |
| 2.4 Resolution functions .....                       | 27   |
| 2.5 Package declarations .....                       | 27   |
| 2.6 Package bodies .....                             | 29   |
| 2.7 Conformance rules .....                          | 30   |
| 3. Types and natures .....                           | 31   |
| 3.1 Scalar types .....                               | 32   |
| 3.2 Composite types .....                            | 38   |
| 3.3 Access types .....                               | 43   |
| 3.4 File types .....                                 | 46   |
| 3.5 Protected types .....                            | 48   |
| 3.6 Natures .....                                    | 51   |
| 4. Declarations .....                                | 55   |
| 4.1 Type declarations .....                          | 55   |
| 4.2 Subtype declarations .....                       | 56   |
| 4.3 Objects .....                                    | 57   |
| 4.4 Attribute declarations .....                     | 75   |
| 4.5 Component declarations .....                     | 76   |
| 4.6 Group template declarations .....                | 77   |
| 4.7 Group declarations .....                         | 77   |
| 4.8 Nature declaration .....                         | 78   |
| 5. Specifications .....                              | 81   |
| 5.1 Attribute specification .....                    | 81   |
| 5.2 Configuration specification .....                | 83   |
| 5.3 Disconnection specification .....                | 91   |
| 5.4 Step limit specification .....                   | 93   |

|      |   |     |
|------|---|-----|
| 6.   | Names .....                                   | 97  |
| 6.1  | Names .....                                   | 97  |
| 6.2  | Simple names .....                            | 98  |
| 6.3  | Selected names .....                          | 99  |
| 6.4  | Indexed names .....                           | 101 |
| 6.5  | Slice names .....                             | 102 |
| 6.6  | Attribute names .....                         | 102 |
| 7.   | Expressions .....                             | 105 |
| 7.1  | Expressions .....                             | 105 |
| 7.2  | Operators .....                               | 106 |
| 7.3  | Operands .....                                | 115 |
| 7.4  | Static expressions .....                      | 121 |
| 7.5  | Universal expressions .....                   | 123 |
| 7.6  | Linear forms .....                            | 124 |
| 8.   | Sequential statements .....                   | 127 |
| 8.1  | Wait statement .....                          | 127 |
| 8.2  | Assertion statement .....                     | 129 |
| 8.3  | Report statement .....                        | 130 |
| 8.4  | Signal assignment statement .....             | 130 |
| 8.5  | Variable assignment statement .....           | 135 |
| 8.6  | Procedure call statement .....                | 137 |
| 8.7  | If statement .....                            | 137 |
| 8.8  | Case statement .....                          | 138 |
| 8.9  | Loop statement .....                          | 139 |
| 8.10 | Next statement .....                          | 140 |
| 8.11 | Exit statement .....                          | 140 |
| 8.12 | Return statement .....                        | 140 |
| 8.13 | Null statement .....                          | 141 |
| 8.14 | Break statement .....                         | 141 |
| 9.   | Concurrent statements .....                   | 143 |
| 9.1  | Block statement .....                         | 143 |
| 9.2  | Process statement .....                       | 144 |
| 9.3  | Concurrent procedure call statements .....    | 145 |
| 9.4  | Concurrent assertion statements .....         | 146 |
| 9.5  | Concurrent signal assignment statements ..... | 147 |
| 9.6  | Component instantiation statements .....      | 151 |
| 9.7  | Generate statements .....                     | 157 |
| 9.8  | Concurrent break statement .....              | 158 |
| 10.  | Scope and visibility .....                    | 159 |
| 10.1 | Declarative region .....                      | 159 |
| 10.2 | Scope of declarations .....                   | 160 |
| 10.3 | Visibility .....                              | 161 |
| 10.4 | Use clauses .....                             | 164 |
| 10.5 | The context of overload resolution .....      | 165 |

|     |  |     |
|-----|--|-----|
| 11. | Design units and their analysis .....                                | 167 |
|     | 11.1 Design units .....  | 167 |
|     | 11.2 Design libraries .....  | 167 |
|     | 11.3 Context clauses .....   | 168 |
|     | 11.4 Order of analysis .....   | 169 |
| 12. | Elaboration and execution.....                                       | 171 |
|     | 12.1 Elaboration of a design hierarchy .....                         | 171 |
|     | 12.2 Elaboration of a block header .....                             | 173 |
|     | 12.3 Elaboration of a declarative part .....                         | 175 |
|     | 12.4 Elaboration of a statement part .....                           | 179 |
|     | 12.5 Dynamic elaboration.....  | 182 |
|     | 12.6 Execution of a model .....                                      | 183 |
|     | 12.7 Time and the analog solver .....                                | 194 |
|     | 12.8 Frequency and noise calculation.....                            | 195 |
| 13. | Lexical elements .....   | 197 |
|     | 13.1 Character set.....  | 197 |
|     | 13.2 Lexical elements, separators, and delimiters .....              | 199 |
|     | 13.3 Identifiers .....   | 200 |
|     | 13.4 Abstract literals .....   | 201 |
|     | 13.5 Character literals .....  | 202 |
|     | 13.6 String literals.....  | 202 |
|     | 13.7 Bit string literals.....  | 203 |
|     | 13.8 Comments .....  | 204 |
|     | 13.9 Reserved words.....   | 205 |
|     | 13.10 Allowable replacements of characters .....                     | 207 |
| 14. | Predefined language environment.....                                 | 209 |
|     | 14.1 Predefined attributes .....                                     | 209 |
|     | 14.2 Package STANDARD .....  | 231 |
|     | 14.3 Package TEXTIO.....   | 240 |
| 15. | Simultaneous statements.....   | 245 |
|     | 15.1 Simple simultaneous statement.....                              | 245 |
|     | 15.2 Simultaneous if statement .....                                 | 246 |
|     | 15.3 Simultaneous case statement.....                                | 246 |
|     | 15.4 Simultaneous procedural statement .....                         | 247 |
|     | 15.5 Simultaneous null statement .....                               | 250 |
|     | Annex A (informative) Syntax summary.....                            | 251 |
|     | Annex B (informative) Glossary.....                                  | 275 |
|     | Annex C (informative) Potentially nonportable constructs .....       | 297 |
|     | Annex D (informative) Changes from IEEE Std 1076.1-1999.....         | 299 |
|     | Annex E (informative) Features under consideration for removal ..... | 301 |

|   |     |
|---|-----|
| Annex F (informative) Bibliography .....        | 303 |
| Annex G (informative) List of Participants..... | 305 |
| Index .....                                     | 307 |

## **iTeh STANDARD PREVIEW** **(standards.iteh.ai)**

[IEC 61691-6:2009](https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009)

<https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

BEHAVIOURAL LANGUAGES -

Part 6: VHDL Analog and Mixed-Signal Extensions

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61691-6/IEEE Std 1076.1 has been processed through IEC technical committee 93: *Design automation*.

The text of this standard is based on the following documents:

| IEEE Std      | FDIS        | Report on voting |
|---------------|-------------|------------------|
| 1076.1 (2007) | 93/280/FDIS | 93/286/RVD       |

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

A list of parts of the IEC 61691 series can be found on the IEC web site.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "<http://webstore.iec.ch>" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.



## IEC/IEEE Dual Logo International Standards

This Dual Logo International Standard is the result of an agreement between the IEC and the Institute of Electrical and Electronics Engineers, Inc. (IEEE). The original IEEE Standard was submitted to the IEC for consideration under the agreement, and the resulting IEC/IEEE Dual Logo International Standard has been published in accordance with the ISO/IEC Directives.

IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards through a consensus development process, approved by the American National Standards Institute, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of the Institute and serve without compensation. While the IEEE administers the process and establishes rules to promote fairness in the consensus development process, the IEEE does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an IEC/IEEE Dual Logo International Standard is wholly voluntary. The IEC and IEEE disclaim liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other IEC or IEEE Standard document.

The IEC and IEEE do not warrant or represent the accuracy or content of the material contained herein, and expressly disclaim any express or implied warranty, including any implied warranty of merchantability or fitness for a specific purpose, or that the use of the material contained herein is free from patent infringement. IEC/IEEE Dual Logo International Standards documents are supplied "AS IS".

The existence of an IEC/IEEE Dual Logo International Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEC/IEEE Dual Logo International Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard.

Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

In publishing and making this document available, the IEC and IEEE are not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Neither the IEC nor IEEE is undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other IEC/IEEE Dual Logo International Standards or IEEE Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Interpretations – Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments for revision of IEC/IEEE Dual Logo International Standards are welcome from any interested party, regardless of membership affiliation with the IEC or IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE-SA Standards Board, 445 Hoes Lane, Piscataway, NJ 08854, USA and/or General Secretary, IEC, 3, rue de Varembé, PO Box 131, 1211 Geneva 20, Switzerland.

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

NOTE – Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying patents for which a license may be required by an IEEE standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

# IEEE Standard VHDL Analog and Mixed-Signal Extensions

Sponsor

**iTeh STANDARD PREVIEW**

Design Automation Standards Committee  
of the  
IEEE Computer Society

([standards.iteh.ai](https://standards.iteh.ai))

[IEC 61691-6:2009](#)

<https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009>

Approved 17 May 2007

**IEEE SA-Standards Board**

**Abstract:** This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076™-2002 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.

**Keywords:** analog design, computer, computer languages, hardware design, mixed-signal design, VHDL

## IEEE introduction

The IEEE 1076.1 language, informally known as VHDL-AMS, is a superset of IEEE Std 1076-2002 (VHDL) that provides capabilities for describing and simulating analog and mixed-signal systems with conservative and nonconservative semantics for the analog portion of the system. The language supports many abstraction levels in electrical and non electrical energy domains. The modeled analog systems are lumped systems that can be described by ordinary differential equations and algebraic equations. The language does not specify any particular technique to solve the equations, but it rather defines the results that must be achieved. The solution of the equations may include discontinuities. Interaction between the digital part of a model and its analog part is supported in a flexible and efficient manner. Finally, support for frequency domain small-signal and noise simulation is provided.

The extension of VHDL to support analog and mixed-signal systems began in 1989, as part of the second revision of IEEE Std 1076 targeted for a 1993 release. A large number of requirements to support analog and mixed-signal systems were submitted, and it soon became apparent that the complexity of the topic required the formation of a separate working group. The design of the IEEE 1076.1 language formally began in 1993, when the IEEE 1076.1 Working Group was formed under the auspices of the Design Automation Standards Committee of the IEEE Computer Society, under Project Authorization Request (PAR) 1076.1. Its charter was to extend the IEEE 1076 (VHDL) language to support the requirements for the description and simulation of analog and mixed-signal systems. The IEEE 1076.1 Working Group approved the draft standard in June 1997. The first release of the draft of IEEE Std 1076.1-1999 was approved by the IEEE Standards Board on 18 March 1999.

The 2007 revision includes changes made to IEEE Std 1076-2002 since the first release of the IEEE 1076.1 standard. It also includes clarification of IEEE 1076.1 language definitions and corrections of typographical errors that were introduced in the 1999 version of the IEEE 1076.1 language reference manual. See the Annex D for a list of changes from the 1999 release.

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

## Notice to users

### Errata

Errata, if any, for this and all other standards can be accessed at the following URL: <http://standards.ieee.org/reading/ieee/updates/errata/index.html>. Users are encouraged to check this URL for errata periodically.

### Interpretations

Current interpretations can be accessed at the following URL: <http://standards.ieee.org/reading/ieee/interp/index.html>.

### Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

**IMPORTANT NOTICE:** *This standard is not intended to ensure safety, security, health, or environmental protection in all circumstances. Implementers of the standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.*

*This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading "Important Notice" or "Important Notices and Disclaimers Concerning IEEE Documents." They can also be obtained on request from IEEE or viewed at <http://standards.ieee.org/IPR/disclaimers.html>.*

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

[IEC 61691-6:2009](https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009)

<https://standards.iteh.ai/catalog/standards/sist/0a3eb18b-27c2-49e8-acbd-0b3e1d4a96cf/iec-61691-6-2009>

# BEHAVIOURAL LANGUAGES –

## Part 6: VHDL Analog and Mixed-Signal Extensions

### 0. Overview

This clause describes the purpose, scope, and organization of this standard.

#### 0.1 Purpose and scope

This standard defines IEC 61691-6/IEEE 1076.1™ language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076™ (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.

This document contains the complete reference of the IEC 61691-6/IEEE 1076.1 VHDL language, including the unchanged portions of the base language and the extensions. Formally, IEC 61691-6:2009/IEEE Std 1076.1-2007 defines the extensions only, and portions of text marked with change bars are either exclusively part of IEC 61691-6:2009/IEEE Std 1076.1-2007 or define changes compared to IEC 61691-1-1:2004/IEEE Std 1076-2002.<sup>1</sup> Portions of text not marked with change bars are identical in this document and in IEC 61691-1-1:2004/IEEE Std 1076-2002.

The primary audience of this document are implementers of tools supporting the language and advanced users of the language. The document is not intended to provide any introductory or tutorial information. It rather provides formal definitions of language elements and language constructs.

The IEC 61691-6/IEEE 1076.1 language is a superset of the IEC 61691-1-1/IEEE 1076 language (VHDL). As such, any legal IEC 61691-1-1/IEEE 1076 model is a IEC 61691-6/IEEE 1076.1 model, and any IEC 61691-6/IEEE 1076.1 tool shall provide the same simulation results as obtained with an IEC 61691-1-1/IEEE 1076 tool. IEC 61691-1-1:2004/IEEE Std 1076-2002 and IEC 61691-6:2009/IEEE Std 1076.1-2007 will remain separate standards. This means that when IEC 61691-1-1:2004/IEEE Std 1076-2002 is revised, IEC 61691-6:2009/IEEE Std 1076.1-2007 will not be automatically revised accordingly. A separate effort will be required to keep both standards synchronized and to avoid inconsistencies.

#### 0.2 Normative references

The following referenced documents are indispensable for the application of this document (i.e., they must be understood and used, so each referenced document is cited in the text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

This standard is dependent upon IEC 61691-1-1:2004/IEEE Std 1076-2002. In addition, certain definitions in this document depend on IEEE Std 1076.2-1996, which describes via standard packages and definitions mathematical functions that can be used within VHDL design units.

IEC 61691-1-1:2004 *Behavioural languages - Part 1-1: VHDL language reference manual*

IEEE Std 1076-2002, *IEEE Standard VHDL Language Reference Manual*.<sup>2, 3, 4</sup>

<sup>1</sup> Information on references can be found in 0.2.

<sup>2</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854, USA (<http://standards.ieee.org/>). IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3, rue de Varembe, CH-1211, Genève 20, Switzerland/Suisse (<http://www.iec.ch/>).<sup>1</sup>

<sup>3</sup> The IEEE standards or products referred to in this clause are trademarks of the Institute of Electrical and Electronics Engineers, Inc.

<sup>4</sup> IEEE Std 1076-2002 was adopted as IEC 61691-1-1:2004.

IEEE Std 1076.2-1996 (Reaff 2002), IEEE Standard VHDL Mathematical Packages.

### 0.3 Structure and terminology of this standard

This standard is organized into clauses, each of which focuses on some particular area of the language. Within each clause, individual constructs or concepts are discussed in each subclause.

Each subclause describing a specific construct begins with an introductory paragraph. Next, the syntax of the construct is described using one or more grammatical *productions*.

A set of paragraphs describing the meaning and restrictions of the construct in narrative form then follow.

In this document, the word *shall* is used to indicate a mandatory requirement. The word *should* is used to indicate a recommendation. The word *may* is used to indicate a permissible action. The word *can* is used for statements of possibility and capability.

Finally, each clause may end with examples, notes, and references to other pertinent clauses.

#### 0.3.1 Syntactic description

The form of a VHDL description is described by means of context-free syntax using a simple variant of the Backus-Naur Form; in particular:

- a) Lowercase words in roman font, some containing embedded underlines, are used to denote syntactic categories, for example:

formal\_port\_list

Whenever the name of a syntactic category is used, apart from the syntax rules themselves, spaces take the place of underlines [thus, “formal port list” would appear in the narrative description when referring to the syntactic category in item a)].

- b) Boldface words are used to denote reserved words, for example:

**array**

Reserved words shall be used only in those places indicated by the syntax.

- c) A *production* consists of a *left-hand side*, the symbol “::=” (which is read as “can be replaced by”), and a *right-hand side*. The left-hand side of a production is always a syntactic category; the right-hand side is a replacement rule. The meaning of a production is a textual-replacement rule: any occurrence of the left-hand side may be replaced by an instance of the right-hand side.
- d) A vertical bar (|) separates alternative items on the right-hand side of a production unless it occurs immediately after an opening brace, in which case it stands for itself, as follows:

letter\_or\_digit ::= letter | digit  
choices ::= choice { | choice }

In the first instance, an occurrence of “letter\_or\_digit” can be replaced by either “letter” or “digit.” In the second case, “choices” can be replaced by a list of “choice,” separated by vertical bars [see item f) for the meaning of braces].

- e) Square brackets [ ] enclose optional items on the right-hand side of a production; thus, the following two productions are equivalent:

return\_statement ::= **return** [ expression ] ;  
return\_statement ::= **return** ; | **return** expression ;

Note, however, that the initial and terminal square brackets in the right-hand side of the production for signatures (see 2.3.2) are part of the syntax of signatures and do not indicate that the entire right-hand side is optional.

- f) Braces { } enclose a repeated item or items on the right-hand side of a production. The items may appear zero or more times; the repetitions occur from left to right as with an equivalent left-recursive rule. Thus, the following two productions are equivalent:
- ```
term ::= factor { multiplying_operator factor }  
term ::= factor | term multiplying_operator factor
```
- g) If the name of any syntactic category starts with an italicized part, it is equivalent to the category name without the italicized part. The italicized part is intended to convey some semantic information. For example, *type\_name* and *subtype\_name* are both syntactically equivalent to name alone.
- h) The term *simple\_name* is used for any occurrence of an identifier that already denotes some declared entity.

### 0.3.2 Semantic description

The meaning and restrictions of a particular construct are described with a set of narrative rules immediately following the syntactic productions. In these rules, an italicized term indicates the definition of that term and identifiers appearing entirely in uppercase letters refer to definitions in package STANDARD (see 14.2).

The following terms are used in these semantic descriptions with the following meanings:

**erroneous:** The condition described represents an ill-formed description; however, implementations are not required to detect and report this condition. Conditions are deemed erroneous only when it is impossible in general to detect the condition during the processing of the language.

**error:** The condition described represents an ill-formed description; implementations are required to detect the condition and report an error to the user of the tool.

**illegal:** A synonym for “error.”

**legal:** The condition described represents a well-formed description.

### 0.3.3 Front matter, examples, notes, references, and annexes

Prior to this subclause are several pieces of introductory material; following Clause 15 are some annexes and an index. The front matter, annexes, and index serve to orient and otherwise aid the user of this standard, but are not part of the definition of VHDL.

Some clauses of this standard contain examples, notes, and cross-references to other clauses of the standard; these parts always appear at the end of a clause. Examples are meant to illustrate the possible forms of the construct described. Illegal examples are italicized. Notes are meant to emphasize consequences of the rules described in the clause or elsewhere. In order to distinguish notes from the other narrative portions of this standard, notes are set as enumerated paragraphs in a font smaller than the rest of the text. Cross-references are meant to guide the user to other relevant clauses of the standard. Examples, notes, and cross-references are not part of the definition of the language.