

INTERNATIONAL  
STANDARD

ISO/IEC  
10857

ANSI/IEEE  
Std 896.1

First edition  
1994-04-27

---

---

Information technology –  
Microprocessor systems – Futurebus+ –  
Logical protocol specification

iTeh STANDARD PREVIEW

*Technologies de l'information –  
Systèmes à microprocesseurs – Futurebus+ –  
Spécification du protocole logique*

ISO/IEC 10857:1994

<https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994>



Reference number  
ISO/IEC 10857 : 1994(E)  
ANSI/IEEE  
Std 896.1, 1994 Edition

**Abstract:** This International Standard provides a set of tools with which to implement a Futurebus+ architecture with performance and cost scalability over time, for multiple generations of single- and multiple-bus multiprocessor systems. Although this specification is principally intended for 64-bit address and data operation, a fully compatible 32-bit subset is provided, along with compatible extensions to support 128- and 256-bit data highways. Allocation of bus bandwidth to competing modules is provided by either a fast centralized arbiter, or a fully distributed, one or two pass, parallel contention arbiter. Bus allocation rules are provided to suit the needs of both real-time (priority based) and fairness (equal opportunity access based) configurations. Transmission of data over the multiplexed address/data highway is governed by one of two intercompatible transmission methods: a) a technology-independent, compelled-protocol, supporting broadcast, broadcast, and transfer intervention (the minimum requirement for all Futurebus+ systems), and b) a configurable transfer-rate, source-synchronized protocol supporting only block transfers and source-synchronized broadcast for systems requiring the highest possible performance. Futurebus+ takes its name from its goal of being capable of the highest possible transfer rate consistent with the technology available at the time modules are designed, while ensuring compatibility with all modules designed to this standard both before and after. The plus sign (+) refers to the extensible nature of the specification, and the hooks provided to allow further evolution to meet unanticipated needs of specific application architectures. It is intended that this International Standard be used as a key component of an approved IEEE Futurebus+ profile.

**Keywords:** bus architecture, Futurebus+, logical protocol, multiprocessor systems

---

The Institute of Electrical and Electronics Engineers, Inc.  
345 East 47th Street, New York, NY 10017-2394, USA

Copyright © 1994 by the Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved. Published 1994. Printed in the United States of America.

ISBN 1-55937-373-3

*No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.*

April 27, 1994

SH16816

**ISO/IEC 10857 : 1994**  
**[ANSI/IEEE Std 896.1, 1994 Edition]**  
(Incorporates ANSI/IEEE Std 896.1-1991 and  
IEEE Std 896.1a-1993)

# Information technology— Microprocessor systems— Futurebus+ — Logical protocol specification

Sponsor

**Bus Architecture Standards Committee  
of the  
IEEE Computer Society**

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

[ISO/IEC 10857:1994](https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994)

[https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-  
e33f8e03d750/iso-iec-10857-1994](https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994)



Adopted as an International Standard by the  
International Organization for Standardization  
and by the  
International Electrotechnical Commission



Published by  
The Institute of Electrical and Electronics Engineers, Inc.



## Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and nongovernmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75% of the national bodies casting a vote.

In 1993, ANSI/IEEE Std 896.1-1991, together with IEEE Std 896.1a-1993, *Errata, Corrections and Clarifications*, was adopted by ISO/IEC JTC 1, as draft International Standard ISO/IEC DIS 10857. This edition incorporates IEEE Std 896.1a-1993 into the text of ANSI/IEEE Std 896.1-1991.

## iTeh STANDARD PREVIEW (standards.iteh.ai)

[ISO/IEC 10857:1994](https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994)

<https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994>



International Organization for Standardization/International Electrotechnical Commission  
Case postale 56 • CH-1211 Genève 20 • Switzerland

**IEEE Standards** documents are developed within the Technical Committees of the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Board. Members of the committees serve voluntarily and without compensation. They are not necessarily members of the Institute. The standards developed within IEEE represent a consensus of the broad expertise on the subject within the Institute as well as those activities outside of IEEE that have expressed an interest in participating in the development of the standard.

Use of an IEEE Standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

## iTeh STANDARD PREVIEW

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of all concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason IEEE and the members of its technical committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE Standards Board  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
USA

IEEE standards documents may involve the use of patented technology. Their approval by the Institute of Electrical and Electronics Engineers, Inc. does not mean that using such technology for the purpose of conforming to such standards is authorized by the patent owner. It is the obligation of the user of such technology to obtain all necessary permissions.

# Introduction

(This introduction is not a normative part of ISO/IEC 10857 : 1994, but is included for information only.)

The following is a list of those who were members of the IEEE Futurebus+ Working Group at the time ANSI/IEEE Std 896.1-1991 was approved:

## Paul L. Borrill, *Chair*

Barbara Aichinger	Joseph George	Clarence Peckham
Ray Alderman	Larry Gilbert	Shlomo Pri-Tal
Hamid Amirazzi	Jim Goodman	Surinder Rai
Duane Anderson	Robert Greiner	Mike Raynham
Harrison Beasley	David Gustavson	Jack Regula
Janos Biri	Emil Hahn	Bill Ruszczyk
Martin Blake	David Hartig	Ali Sarabi
Richard Boberg	David Hawley	James Scaminaci
Andy Bonafini	Lym Hevle	Dennis Schmitz
David Brash	Billy Ho	Craig Scott
David Breatly	Mike Humphrey	Don Senzig
David Brewer	John Hyde	Lui Sha
Marc Briel	Ed Jacques	Dan Sieworek
Charles Brill	David James	Mike Snodgrass
Jim Brown	Greg Jewell	Michael Sweeney
Mark Bunker	Anatol Kaganovich	Fahad Tabrizzi
John Campbell	Hans Karlsson	Matthew Taub
Jay Cantrell	David Kemp	Mike Teener
Stephen Cecil	Ralph Lachenmaier	Judy Teske
Kim Clohessy	Subasis Laha	Morton Thayer
Paul Cook	Cees Lambretche	John Theus
Dante Del-Corso	Dick Lawrence	Mike Thompson
Ernie Crocker	Mike Lazar	Nigel Topham
Jon Crowell	Jim Leahy	Mary Vernon
Steve Diess	Kent Leung	Harvey Waltherdsdorf
Paul Dixon	Joel Liblove	Eike Waltz
Ian Dobson	Thanos Mentzelopoulos	Randy Weber
Emer Dooley	Klaus Müller	Mike Wenzel
Sam Duncan	Chris Nichols	Mike Wiles
Chris Eck	Jim Nicholson	Mark Williams
Bill Evertz	Ronald Niederhagen	John Wise
Wayne Fischer	Mira Pauker	David Wright
Mike Foster	Chet Pawlowski	Dale Younge

The following persons were on the balloting committee of ANSI/IEEE Std 896.1-1991:

William B. Adams	William Groseclose	Mira Pauker
Sid Ahuja	David B. Gustavson	Donald Pavlovich
Mohammad Al-Malki	Thomas W. Harkaway	James M. Pexa
John Allen	David Hawley	Arthur V. Pohm
Richard P. Ames	Herbert Hecht	Bruno R. Preiss
Duane L. Anderson	Rick Henderson	Shlomo Pri-tal
Jack Arabian	Frank Hom	Greg Prom
R. V. Balakrishnan	Scott Hopkinson	Richard Rawson
David M. Barnum	Zoltan R. Hunor	Michael Raynham
Harrison A. Beasley	Peter J. Ilieue	Ed Rodriguez
Janos Biri	Bob Jacobsen	Tom Sakoda
Kyle M. Black	Edgar Jacques	Dehabrata Sarma
John Black	David V. James	Carl Schmiedekamp
William P. Blase	Kenneth Jansen	Norman Schneidewind
Jack L. Blevins	Jack R. Johnson	Eugene C. Schramm
David Brearley	Anatol Kaganovich	David Seraphin
Charles Brill	Hans Karlsson	Philip Shutt
Lyle Burnett	David Kcency	Michael R. Sitzter
Luis-Felipe Cabrera	Willis K. King	Michael Smolin
Clyde Camp	Hubert Kirrman	Benjamin Stoppe, Jr.
Donald Chi	Ernst H. Kristiansen	Paul Sweazey
Kim Clohessy	Thomas M. Kurihara	Daniel Tabak
David Cohen	Tuvia Lamdan	Darius Tanksalvala
Paul D. Cook	Glen Langdon	Daniel Tarrant
Robert Crowder	Thomas Leonard	Michael Teener
Jonathan C. Crowell	Per Lindman	Michael G. Thompson
Philip D'Angelo	William Lindow	Carsten Thomsen
Ana Maria Dealvare	Rollins Linser	Joseph P. Trainor
Stephen Deiss	Wayne M. Loucks	Robert Tripi
Dante Del Corso	Anthony G. Lubowe	Joseph G. Tront
Su Dongzhuang	Andy J. Luque	Robert J. Voight
Mike Dorsett	Roy Maurer	Eike Waltz
Samuel H. Duncan	<u>William McDonald</u>	David R. Weller
Sourav Dutta	Darrell B. McIndoe	Walter L. Whipple
Jeffrey S. Ebeling	Bruce Millard	Thomas Wicklund
William P. Evertz	Lee Minsuk	Hans A. Wiggers
Harry D. Feit	James M. Moidel	Mark Williams
Wayne Fischer	James Moloney	John S. Willy
Gordon Force	J.D. Nicoud	Andrew Wilson
Andrew Fraser	Tadahiko Nishimukai	John Wise
Joseph D. George	Duane J. Northcutt	Joel Witt
Andy Glew	Gregory C. Novak	David L. Wright
Patrick Gonia	Michael Orlovsky	Qiufeng Wu
Willard Graves	Jamc R. Otto	Oren Yuen
	Dick Palmer	

When the IEEE Standards Board approved ANSI/IEEE Std 896.1-1991 on September 26, 1991, it had the following membership:

**Marco Migliaro, Chair**

**Donald C. Loughry, Vice Chair**

**Andrew G. Salem, Secretary**

Dennis Bodson	Thomas L. Hannan	John E. May, Jr.
Paul L. Borrill	Donald N. Heirman	Lawrence V. McCall
Clyde Camp	Kenneth D. Hendrix	Donald T. Michael*
James M. Daly	John W. Horch	Stig L. Nilsson
Donald C. Fleckenstein	Ben C. Johnson	John L. Rankine
Jay Forster*	Ivor N. Knight	Ronald H. Reimer
David F. Franklin	Joseph L. Koepfinger*	Gary S. Robinson
Ingrid Fromm	Irving Kolodny	Terrance R. Whittemore
	Michael A. Lawler	

\*Member Emeritus

The following is a list of those who were members of the IEEE Futurebus+ Working Group at the time IEEE Std 896.1a-1993 was approved:

**Samuel H. Duncan, *Chair***

Harrison Beasley	Joseph D. George	Thanos Mentzelopoulos
Kim Burris	Claes-Goran Gustavsson	Michael Munroe
Jay Cantrell	Emil Hahn	Robert Schetlick
Steve Cecil	Peter Izzo	Gene Schramm
Steve DiCamillo	Ed Jacques	Richard Spratt
R. Paul Dixon	Greg Jewell	John Theus
Ian Dobson	Jim Leahy	Dean Van De Walker
Karl Franklin	Jeff Lear	Robert Widlicka

The following persons were on the balloting committee of IEEE Std 896.1a-1993:

Edward W. Aichinger	Wilhelm P. Evertz	Steve Quinton
Ray S. Alderman	Wayne Fischer	Michael L. Roby
Richard P. Ames	Gordon Force	Frederick E. Sauer
Keith D. Anthony	Paul Fulton	Robert Schetlick
Harrison A. Beasley	Julio Gonzalez-Sanz	Don Denzig
John Black	John Griffith	Patricia Smith
Charles Brill	Michael C. Hayward	Joanne Spiller
Andrew J. Brough	Edgar Jacques	Richard Spratt
Clyde Camp	Ralph Lachenmaier	Michael G. Thompson
Stephen J. Cecil	Lak Ming Lam	Joseph P. Trainor
Andy Cheese	Michael Lambrou	Robert Tripi
Kim Clohessy	Karl E. McClure	Yoshiaki Wakimura
Steven Cobb	Thanos Mentzelopoulos	Eike Waltz
David Cohen	Bruce Millard	Dave Wickliff
Steven R. Corbesero	Brian D. Morrison	Robert Widlicka
Ian Dobson	Klaus Dieter Mueller	Joel Witt
Jean-Jacques Dumont	Elwood Parsons	Mark Woodbury
Samuel Duncan	Chandresh J. Patel	David L. Wright
Christopher Eck		Yoshio Yamaguchi

When the IEEE Standards Board approved IEEE Std 896.1a-1993 on September 15, 1993, it had the following membership:

**Wallace S. Read, *Chair***

**Donald C. Loughry, *Vice Chair***

**Andrew G. Salem, *Secretary***

Gilles A. Baril	Jim Isaak	Don T. Michael*
José A. Berrios de la Paz	Ben C. Johnson	Marco W. Migliaro
Clyde R. Camp	Walter J. Karplus	L. John Rankine
Donald C. Fleckenstein	Lorraine C. Kevra	Arthur K. Reilly
Jay Forster*	E. G. “Al” Kiener	Ronald H. Reimer
David F. Franklin	Ivor N. Knight	Gary S. Robinson
Ramiro Garcia	Joseph L. Koepfinger*	Leonard L. Tripp
Donald N. Heirman	D. N. “Jim” Logothetis	Donald W. Zipse

\*Member Emeritus

Also included are the following nonvoting IEEE Standards Board liaisons:

Satish K. Aggarwal  
James Beall  
Richard B. Engelman  
David E. Soffrin  
Stanley I. Warshaw

IEEE Std 896.1-1991 was approved by the American National Standards Institute on April 28, 1992.



Contents

CLAUSe	PAGE
1. Overview.....	1
1.1 Scope.....	1
1.2 Normative references .....	3
2. Definitions and structure.....	4
2.1 Special word usage .....	4
2.2 Definitions.....	4
2.3 Signal conventions .....	8
2.4 Document structure.....	9
2.5 Futurebus+ logo .....	10
2.6 Bus line description.....	11
2.7 Attribute cross reference .....	14
2.8 Implementation mnemonics.....	24
3. Bus signaling environment .....	26
3.1 Description .....	26
3.2 Specification .....	26
4. Centralized arbitration .....	28
4.1 Description .....	28
4.2 Specification .....	30
5. Distributed arbitration and arbitrated messages.....	31
5.1 Description .....	31
5.2 Specification .....	46
6. Parallel protocol .....	57
6.1 Description .....	57
6.2 Specification .....	96
7. Bus/system management.....	128
7.1 Description .....	128
7.2 Specification .....	136
8. Cache coherence .....	144
8.1 Description .....	144
8.2 Specification .....	168

CLAUSE	PAGE
9. Message passing.....	174
9.1 Description.....	174
9.2 Specification .....	190
ANNEX	
Annex A Bibliography .....	200

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

ISO/IEC 10857:1994  
<https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994>

# Information technology—Microprocessor systems—Futurebus+ — Logical protocol specification

## 1. Overview

### 1.1 Scope

This International Standard specifies the logical (relative timing and behavioral protocol) layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. This International Standard is intended to be used as a component within a profile (a collection of related specifications that must be used together by a product in order to claim conformance to a standard) to build systems with higher levels of compatibility.

Futurebus+ provides the means for the transfer of binary information between boards over one or more logical buses. Boards may contain any combination of one or more processors and local resources such as cache, memory, peripheral and communication controllers, etc. Figure 1 shows a block diagram of a typical application of Futurebus+.

Protocols are specified for the allocation of bus time to modules that need to conduct transactions with other modules over the bus. However, this International Standard does not mandate the priority rules for modules to use when competing for use of the bus. These are considered the privilege and responsibility of the system integrator. The International Standard includes a complete set of signaling rules to be followed by all modules in both the distributed and centralized control acquisition processes leading to bus mastership (clauses 4 and 5). The International Standard also gives a comprehensive set of signaling rules for all modules participating in a bus transaction (clause 6).

Most of the transfer protocols in this International Standard are *compelled*; that is, they are governed by a pure cause-and-effect relationship. This is what gives this International Standard its technology-independent nature. The compelled signaling provides a designer with a logical simplicity for what takes place in the protocols. As a result, there will be maximum compatibility between products designed to this International Standard throughout its operational lifetime.

With any bus, there is the dilemma of how much the standard should specify. There must be a balance between ensuring that all boards designed by a variety of manufacturers can operate together, while not restricting the users of the bus to any preconceived system design. Although the scope of this International Standard has been restricted to exclude many of the system requirements associated with bus-based computer systems, these are being addressed in companion standards.

The common control and register interface to this series of standards for the Futurebus+, and to other proposed IEEE standards (in particular, IEEE Std 1596-1992 [B12]<sup>1</sup>, IEEE P1014.1 [B2], and IEEE

<sup>1</sup> The numbers in brackets correspond to those of the bibliography in annex A.

P1394 [B11]), is embodied in the unified CSR architecture standard, IEEE Std 1212-1991 [B7], along with a unified DMA architecture for moving data around a system without the need to pass through a processor (IEEE Std 1212.1-1993 [B8]).

This set of protocols has been designed to be as close to technology-independent as possible while maintaining a very high level of efficiency and performance. The bus signals may be implemented using any technology (TTL, Backplane Transceiver Logic, ECL, CMOS, GaAs, etc.) so long as the Futurebus+ signaling conditions are met (incident wave switching on the transmission-line signaling environment, along with the constraints on skew, crosstalk, and transmission reliability). However, in the interest of maximum compatibility between product families, implementations are expected to be associated with one or more IEEE Futurebus+ profiles, which specify the physical layer and set of transactions to suit a particular family of applications.




Figure 1—Interfaces in a family of typical Futurebus+ systems

## 1.2 Normative references

The following standards contain provisions which, through references in this text, constitute provisions of this International Standard. At the time of publication, the editions indicated were valid. All standards are subject to revision, and parties to agreements based on this International Standard are encouraged to investigate the possibility of applying the most recent edition of the standards listed below. Members of IEC and ISO maintain registers of currently valid International Standards.

IEEE Std 896.2-1991, IEEE Standard for Futurebus+ — Physical Layer and Profile Specifications.<sup>2</sup>

IEEE Std 896.3-1993, IEEE Recommended Practices for Futurebus+.<sup>3</sup>

## iTeh STANDARD PREVIEW (standards.iteh.ai)

[ISO/IEC 10857:1994](https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994)

<https://standards.iteh.ai/catalog/standards/sist/2de52829-2b27-4803-bbbf-e33f8e03d750/iso-iec-10857-1994>

---

<sup>2</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA.

<sup>3</sup> As this standard goes to press, IEEE Std 896.3-1993 is not yet published. It is, however, available in manuscript form from IEEE. Anticipated publication date is May 1994.

## 2. Definitions and structure

### 2.1 Special word usage

**2.1.1 may:** A keyword indicating flexibility of choice with no implied preference.

**2.1.2 shall:** A keyword indicating a mandatory requirement. Designers must implement all such mandatory requirements to ensure interoperability of ISO/IEC 10857 conformant products and claim conformance to this International Standard.

**2.1.3 should:** A keyword indicating flexibility of choice with a strongly preferred implementation. The phrase *it is recommended* is used interchangeably with the keyword *should*.

### 2.2 Definitions

**2.2.1 activate:** a) The action of applying a set of signals to a group of bus lines. b) The state of a group of bus lines when they carry signals.

**2.2.2 address-only transaction:** A bus transaction that does not include a data phase. The only information transferred is contained within the connection phase and, in some cases, the disconnection phase.

**2.2.3 arbitration:** The process of selecting the next bus master.

**2.2.4 arbitrated message:** A number broadcast on the arbitrated message bus lines to all modules on the bus.

**2.2.5 assert:** a) The action of applying a logic one signal to a bus line. b) The state of a bus line when the signal it carries represents a logic one.

**2.2.6 \* (asterisk):** When appended to a signal's name, the suffix "\*" indicates that the logic one state of the signal is such that it will override the logic zero state applied by any other module on that line.

**2.2.7 beat:** An event that begins with the transition on a synchronization line by the master, followed by the release of an acknowledge line by one or more slaves. Command and data information may be transferred from the master to one or more slaves in the first half of the beat. During the second half of the beat the slaves may transfer capability, status, and data information back to the master.

**2.2.8 block copy:** A block copy operation is characterized by a long series of read or write transactions to sequential memory locations.

**2.2.9 bus bridge:** A bus bridge is an interconnect between two or more buses that provides signal and protocol translation from one bus to another. The buses may adhere to different bus standards for mechanical, electrical, and logical operation (such as a bus bridge from Futurebus+ to VMEbus or to MULTIBUS II).

**2.2.10 bus line:** The medium for the transmission of signals. Since Futurebus+ requires drivers with wire-OR capability, a bus line may be driven by several modules simultaneously. Therefore, the signal carried by the bus line is the combination of signals applied to that line from each module.

**2.2.11 bus tenure:** The duration of a master's control of the bus; i.e., the time during which a module has the right to initiate and execute bus transactions.

**2.2.12 bus transaction:** An event initiated with a connection phase and terminated with a disconnection phase. Data may or may not be transferred during a bus transaction. *See:* **transaction**.

**2.2.13 busy:** If a slave is unable to accept a bus transaction from a master, it may issue a busy status to the master of the transaction. The master must relinquish the bus and may reacquire the bus and retry the transaction after a suitable time interval.

**2.2.14 byte:** A set of eight adjacent binary digits.

**2.2.15 byte lane:** A data path formed by eight data lines and one parity line and used to carry a single byte between system modules.

**2.2.16 cache coherence:** A system of caches is said to be coherent with respect to a cache line if each cache and main memory in the coherence domain observes all modifications of that same cache line. A modification is said to be observed by a cache when any subsequent read would return the newly written value.

**2.2.17 cache memory:** A buffer memory inserted between one or more processors and the bus, used to hold currently active copies of blocks from main memory. Cache memories exploit spatial locality by what is brought into a cache. Temporal locality is exploited by the strategy employed for determining what is removed from the cache.

**2.2.18 coherence domain:** A region in a multiple-cache system, inside of which, cache consistency measures are enforced. In a system that contains bus bridges, a coherence domain may or may not be extensible beyond the local bus through a bus bridge to remote buses.

**2.2.19 coherence line:** A data block for which cache consistency attributes are maintained.

**2.2.20 compelled data transfer protocol:** A technology-independent transfer mechanism in which the slave is compelled to provide a response before the master proceeds to the next transfer.

**2.2.21 competitor:** A module actively participating in the current control acquisition cycle of the arbitration process.

**2.2.22 connected transaction:** A transaction in which both the request and response are performed within the same bus transaction.

**2.2.23 connection phase:** A beat that begins with the assertion of the address synchronization line followed by the release of an address acknowledge line. It is used to broadcast the address and command information. Modules determine whether they wish to take part in the transaction based on this information.

**2.2.24 control acquisition:** The total of all bus activity associated with acquiring exclusive control of the bus.

**2.2.25 copyback cache:** A cache memory scheme with the attribute that data written from the processor is normally written to the cache rather than the main memory. Modified data in the cache is written to the main memory to avoid loss of the data when a cache line flush or replacement occurs.

**2.2.26 CSR:** Control and status register.

**2.2.27 CSRA:** Control and status register architecture. (See IEEE Std 1212-1991 [B7].)

**2.2.28 data phase:** A period within a transaction used to transfer data.