

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE

colour inside

Semiconductor devices – Mechanical and climatic test methods – Part 28: Electrostatic discharge (ESD) sensitivity testing – Charged device model (CDM) – device level

Dispositifs à semiconducteurs – Méthodes d'essais mécaniques et climatiques – Partie 28: Essai de sensibilité aux décharges électrostatiques (DES) – Modèle du composant chargé (CDM) au niveau du dispositif

https://standards.iteh.ai/wtaleg/standards/hc/0298383-0d42-4008-933f-22742b9d820e/iec-60749-28-2017



# THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2017 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'IEC ou du Comité national de l'IEC du pays du demandeur. Si vous avez des questions sur le copyright de l'IEC ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de l'IEC de votre pays de résidence.

IEC Secretariat 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11 info@iec.ch www.iec.ch

#### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

#### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

#### IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

**IEC Just Published - webstore.iec.ch/justpublished** Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

#### IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

#### EC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews. With a subscription you will always have access to up to date content tailored to your needs.

#### Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 300 terminological entries in English and French, with equivalent terms in 19 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

#### A propos de l'IEC

La Commission Electrotechnique Internationale (IEC) est la première organisation mondiale qui élabore et publie des Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

#### A propos des publications IEC

Le contenu technique des publications IEC est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

#### Recherche de publications IEC -

#### webstore.iec.ch/advsearchform

La recherche avancée permet de trouver des publications IEC en utilisant différents critères (numéro de référence, texte, comité d'études, ...). Elle donne aussi des informations sur les projets et les publications remplacées ou retirées.

#### IEC Just Published - webstore.iec.ch/justpublished

Restez informé sur les nouvelles publications IEC. Just Published détaille les nouvelles publications parues. Disponible en ligne et une fois par mois par email.

#### Service Clients - webstore.iec.ch/csc

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions contactez-nous: sales@iec.ch.

IEC Products & Services Portal - products.iec.ch

Découvrez notre puissant moteur de recherche et consultez gratuitement tous les aperçus des publications. Avec un abonnement, vous aurez toujours accès à un contenu à jour adapté à vos besoins.

#### Electropedia - www.electropedia.org

Le premier dictionnaire d'électrotechnologie en ligne au monde, avec plus de 22 300 articles terminologiques en anglais et en français, ainsi que les termes équivalents dans 19 langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International (IEV) en ligne.



Edition 1.0 2017-03

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE

colour inside

Semiconductor devices – Mechanical and climatic test methods – Part 28: Electrostatic discharge (ESD) sensitivity testing – Charged device model (CDM) – device level

Dispositifs à semiconducteurs – Méthodes d'essais mécaniques et climatiques – Partie 28: Essai de sensibilité aux décharges électrostatiques (DES) – Modèle du composant chargé (CDM) au niveau du dispositif

https://standards.iteh.ai/ataleg.standards/ic/0798383-0d42-4008-933f-22742b9d820e/iec-60749-28-2017

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

ICS 31.080.01

ISBN 978-2-8322-0571-6

Warning! Make sure that you obtained this publication from an authorized distributor. Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.

 Registered trademark of the International Electrotechnical Commission Marque déposée de la Commission Electrotechnique Internationale

# CONTENTS

FORE\	VORD	5
INTRO	DUCTION	7
1 So	ope	8
2 No	ormative references	8
	rms and definitions	8
	ania dominiono	
4 R0		9
4.1	CDM ESD tester	9
4.	1.1 General	9
4.	1.2 Current-sensing element	10
4.	1.3 Ground plane	
4.	1.4 Field plate/field plate dielectric layer	
4.	1.5 Charging resistor	11
4.2	Waveform measurement equipment	11
4.	2.1 General	11
4.	2.2 Cable assemblies	11
4.	2.3 Equipment for high-bandwidth waveform measurement	11
4.	2.4 Equipment for 1,0 GHz waveform measurement	11
4.3	Verification modules (metal discs)	11
4.4	Capacitance meter	11
4.5	Ohmmeter	12
5 Pe re	riodic tester qualification, waveform records, and waveform verification quirements	12
5.1	Overview of required CDM tester evaluations	12
5.2	Waveform capture hardware	12
5.3	Waveform capture setup	
sta5 4	ds Waveform capture procedure	60749128
5.5	CDM tester qualification/requalification procedure	13
5	5.1 CDM tester qualification/regualification procedure	13
5	5.2 Conditions requiring CDM tester qualification/requalification	13
5.	5.2 1 GHz oscilloscope correlation with high handwidth oscilloscope	13 13
56	CDM tester quarterly and routine waveform verification procedure	13 1 <i>1</i>
5.0	CDW tester quarterly and routine waveform verification procedure	14 1 <i>1</i>
5. 5	2. Douting waveform verification procedure	14
Э. Г 7	3.2 Routine waveform vernication procedure	14
5.7		
5.8		
5.9	Procedure for evaluating full CDM tester charging of a device	
6 CI	DM ESD testing requirements and procedures	1/
6.1	Device handling	17
6.2	Test requirements	17
6.	2.1 Test temperature and humidity	17
6.	2.2 Device test	17
6.3	Test procedures	17
6.4	CDM test recording / reporting guidelines	18
7 CI	DM classification criteria	18
Annex	A (normative) Verification module (metal disc) specifications and cleaning	10
guiuell	ופי וסר אפווונימנוטון וווטעעובי מווע נכזנבו ז	

A.1	Tester verification modules and field plate dielectric	19
A.2	Care of verification modules	19
Annex B sitting on	(normative) Capacitance measurement of verification modules (metal discs) a tester field plate dielectric	20
Annex C	(informative) CDM test hardware and metrology improvements	21
Annex D	(informative) CDM tester electrical schematic	23
	(informative) Sample oscilloscope setup and waveform	21
		24
⊑.1 ⊑ 2	Settings for the 1 GHz handwidth escillescope	24 24
E.2 E 3	Settings for the high-handwidth oscilloscope	24 21
E.3 F 4	Setun	24 24
E 5	Sample waveforms from a 1 GHz oscilloscope	24 24
E.5	Sample waveforms from an 8 GHz oscilloscope	25
Annex F	(informative) Field-induced CDM tester discharge procedures	27
F.I E 2	Single discharge procedure	27
F.2 F 3	Dual discharge procedure	21 27
Anney G	(informative) Waveform verification procedures	20
	(informative) waveform vernication procedures	29
G.I	Pactor/onset adjustment method	29
G.2	Software voltage adjustment method	3Z 24
G.J Annov L	(informative) Determining the appropriate shares delay for full shareing of a	
large mod	dule or device	36
H.1	General	36
H.2	Procedure for charge delay determination	36
Annex I ( charged o	informative) Electrostatic discharge (ESD) sensitivity testing direct contact device model (DC-CDM).	38
//standards	General (1993) Genera	49 <b>38</b> -201
I.2	Standard test module	38
1.3	Test equipment (CDM simulator)	38
I.3.1	Test equipment design	38
1.3.2	DUT (device under test) support	38
1.3.3	Metal bar/board	39
1.3.4	Equipment setup	39
1.4	Verification of test equipment	39
I.4.1	General description of verification test equipment	39
1.4.2	Instruments for measurement	41
1.4.3	Verification of test equipment, using a current probe	41
I.5	Test procedure	42
I.5.1	Initial measurement	42
1.5.2	Tests	42
1.5.3	Intermediate and final measurement	43
I.6	Failure criteria	43
1.7	Classification criteria	43
1.8	Summary	43
Bibliogra	ɔhy	44

Figure 1 – Simplified CDM tester hardware schematic ......10

Figure 2 – CDM characteristic waveform and parameters	16
Figure D.1 – Simplified CDM tester electrical schematic	23
Figure E.1 – 1 GHz TC 500, small verification module	25
Figure E.2 – 1 GHz TC 500, large verification module	25
Figure E.3 – 8 GHz TC 500, small verification module (oscilloscope adjusts for attenuation)	26
Figure E.4 – GHz TC 500, large verification module (oscilloscope adjusts for attenuation)	26
Figure F.1 – Single discharge procedure (field charging, I <sub>CDM</sub> Pulse, and slow	
discharge)	27
Figure F.2 – Dual discharge procedure(field charging, 1st I <sub>CDM</sub> pulse, no field, 2nd	
I <sub>CDM</sub> pulse)	28
Figure G.1 – An example of a waveform verification flow for qualification and quarterly checks using the factor/offset adjustment method	30
Figure G.2 – An example of a waveform verification flow for the routine checks using the factor/offset adjustment method	31
Figure G.3 – Example of average I <sub>peak</sub> for the large verification module – high	
bandwidth oscilloscope	32
Figure G.4 – An example of a waveform verification flow for qualification and quarterly checks using the software voltage adjustment method	33
Figure G.5 – An example of a waveform verification flow for the routine checks using the software voltage adjustment method	34
Figure H.1 – An example characterization of charge delay vs. Ip	37
Figure I.1 – Examples of discharge circuit where the discharge is caused by closing the switch	39
Figure I.2 – Verification test equipment for measuring the discharge current flowing to the metal bar/board from the standard test module	40
Figure I.3 – Current waveform	40
Figure I.4 – Measurement circuit for verification method using a current probe	41
Table 1 – CDM waveform characteristics for a 1 GHz bandwidth oscilloscope	15
Table 2 – CDM waveform characteristics for a high-bandwidth (≥ 6 GHz) oscilloscope	15
Table 3 – CDM ESDS device classification levels	18
Table A.1 – Specification for CDM tester verification modules (metal discs)	19
Table G.1 – Example waveform parameter recording table for the factor/offset           adjustment method	35
Table G.2 – Example waveform parameter recording table for the software voltage         adjustment method	35
Table I.1 – Dimensions of the standard test modules	38
Table I.2 – Specified current waveform	40
Table I.3 – Range of peak current I <sub>p1</sub> for test equipment	41
Table I.4 – Specification of peak current Ip1 for the current probe verification method	42

- 4 -

# INTERNATIONAL ELECTROTECHNICAL COMMISSION

# SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

# Part 28: Electrostatic discharge (ESD) sensitivity testing – Charged device model (CDM) – device level

# FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies. 28, 2017
- https://6) All users should ensure that they have the latest edition of this publication. [2227425938206/jec-60740-28-2017
  - 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
  - Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
  - 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60749-28 has been prepared by IEC technical committee 47: Semiconductor devices in collaboration with IEC technical committee 101: Electrostatics.

This standard is based on ESDA/JEDEC Joint Standard ANSI/ESDA/JEDEC JS-002 which resulted from the merging of JESD22-C101 and ANSI/ESD S5.3.1). It contains the essential elements from both standards. The co-operation of ANSI/ESDA/JEDEC is gratefully acknowledged.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
47/2362/FDIS	47/2379/RVD

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 60749 series, published under the general title *Semiconductor devices* –*Mechanical and climatic test methods*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

https://standards.iteh.aj.at/loo/stand

-0d42-4008-933f-22742b9d820e/iec-60749-28-2017

# INTRODUCTION

The earliest electrostatic discharge (ESD) test models and standards simulate a charged object approaching a device and discharging through the device. The most common example is IEC 60749-26, the human body model (HBM). However, with the increasing use of automated device handling systems, another potentially destructive discharge mechanism, the charged device model (CDM), becomes increasingly important. In the CDM, a device itself becomes charged (e.g. by sliding on a surface (tribocharging) or by electric field induction) and is rapidly discharged (by an ESD event) as it closely approaches a conductive object. A critical feature of the CDM is the metal-metal discharge, which results in a very rapid transfer of charge through an air breakdown arc. The CDM test method also simulates metal-metal discharges arising from other similar scenarios, such as the discharging of charged metal objects to devices at different potential.

Accurately quantifying and reproducing this fast metal-metal discharge event is very difficult, if not impossible, due to the limitations of the measuring equipment and its influence on the discharge event. The CDM discharge is generally completed in a few nanoseconds, and peak currents of tens of amperes have been observed. The peak current into the device will vary considerably depending on a large number of factors, including package type and parasitics. The typical failure mechanism observed in MOS devices for the CDM model is dielectric damage, although other damage has been noted.

The CDM charge voltage sensitivity of a given device is package dependent. For example, the same integrated circuit (IC) in a small area package can be less susceptible to CDM damage at a given voltage compared to that same IC in a package of the same type with a larger area. It has been shown that CDM damage susceptibility correlates better to peak current levels than charge voltage.

https://standards.iteh.ai

83-0d42-4008-933f-22742b9d820e/iec-60749-28-2017

# SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

# Part 28: Electrostatic discharge (ESD) sensitivity testing – Charged device model (CDM) – device level

# 1 Scope

This part of IEC 60749 establishes the procedure for testing, evaluating, and classifying devices and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined field-induced charged device model (CDM) electrostatic discharge (ESD). All packaged semiconductor devices, thin film circuits, surface acoustic wave (SAW) devices, opto-electronic devices, hybrid integrated circuits (HICs), and multi-chip modules (MCMs) containing any of these devices are to be evaluated according to this document. To perform the tests, the devices are assembled into a package similar to that expected in the final application. This CDM document does not apply to socketed discharge model testers. This document describes the field-induced (FI) method. An alternative, the direct contact (DC) method, is described in Annex I.

The purpose of this document is to establish a test method that will replicate CDM failures and provide reliable, repeatable CDM ESD test results from tester to tester, regardless of device type. Repeatable data will allow accurate classifications and comparisons of CDM ESD sensitivity levels.

# 2 Normative references

There are no normative references in this document.

# 3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at http://www.iso.org/obp

# 3.1

# CDM ESD

charged device model electrostatic discharge

electrostatic discharge (ESD) using the charged device model (CDM) to simulate the actual discharge event that occurs when a charged device is quickly discharged to another object at a lower electrostatic potential through a single pin or terminal

# 3.2

# **CDM ESD tester**

charged device model electrostatic discharge tester equipment that simulates the device level CDM ESD event using the non-socketed test method

Note 1 to entry: "Equipment" is referred to as "tester" in this document.

#### 3.3

#### dielectric layer

thin insulator placed atop the field plate used to separate the device from the field plate

#### 3.4

#### field plate

conductive plate used to elevate the potential of the device under test (DUT) by capacitive coupling

Note 1 to entry: See Figure 1.

#### 3.5

#### ground plane

conductive plate used to complete the circuitry for grounding/discharging the DUT

Note 1 to entry: See Figure 1.

#### 3.6

#### software voltage

user/operator-entered voltage that, when combined with the scale factor or offset, sets the actual field plate voltage on the system in order to achieve the waveform parameters

Note 1 to entry: Waveform parameters are defined in Table 1 or Table/2.

#### 3.7

#### test condition

#### TC

tester plate voltage that meets the waveform parameter conditions

Note 1 to entry: The waveform parameter conditions are found in a particular column of Table 1 and Table 2.

# 4 Required equipment

#### https://4.1 CDM ESD tester

#### 4.1.1 General

Figure 1 represents the hardware schematic for a CDM tester setup to conduct field-induced CDM ESD testing assuming the use of a resistive current probe. The DUT may be an actual device or it may be one of the two verification modules (metal discs) described in Annex A. The pogo pin shall be connected to the ground plane with a 1  $\Omega$  current path with a minimum bandwidth (BW) of 9 gigahertz (GHz). The 1  $\Omega$  pogo pin to ground connection of the resistive current sensor may be a parallel combination of a 1  $\Omega$  resistor between the pogo pin and the ground plane, and the 50  $\Omega$  impedance of the oscilloscope and its coaxial cable. In Figure 1, K1 is the switch between charging the field plate and grounding the field plate. The CDM ESD testers used within the context of this document shall meet the waveform characteristics specified in Figure 2, and Table 1 and Table 2, without additional passive or active devices, such as ferrites, in the probe's assembly.



Figure 1 – Simplified CDM tester hardware schematic

- 10 -

When constructing the test equipment, the parasitics in the charge and discharge paths should be minimized since the resistance inductance-capacitance (RLC) parasitics in the equipment greatly influence the test results.

For existing equipment, it is recommended to contact qualified service personnel to determine compliance to this document upon removal of ferrite components.

# 4.1.2 Current-sensing element

A current-sensing element shall be incorporated into the ground plane. The resistance of this element shall have a value of  $(1,0 \pm 10 \%) \Omega$ . A resistor, as specified in 4.1.1, shall be used as the current-sensing element. The value of resistance (including the 50  $\Omega$  cable/oscilloscope termination) shall be measured using an ohmmeter as described in 4.5. The resistance value shall be used to calculate the first peak current.

The current-sensing element shall have a minimum frequency response of 9 GHz (specified by a maximum roll-off of 3 dB at 9 GHz).

# 4.1.3 Ground plane

The probe assembly shall contain a square ground plane with the probe pin centred within it as shown in Figure 1. The dimensions of the ground plane shall be 63,5 mm × 63,5 mm ± 6,35 mm (2,5 inches × 2,5 inches ± 0,25 inches).

# 4.1.4 Field plate/field plate dielectric layer

The field plate shall have a surface flatness to vary no more than  $\pm 0,127$  mm (0,005 inches). The field plate dielectric layer should be made with an FR4 or similar epoxy-glass material. For FR4, the thickness and thickness tolerance of this dielectric layer should be 0,381 mm  $\pm 0,0254$  mm (0,015 inches  $\pm 0,001$  inches) in order to result in a capacitance measurement (as specified in normative Annex B) in the range specified in Table A.1.

If a different material is used, the material thickness is chosen to result in a capacitance measurement in the range specified in Table A.1.

IEC 60749-28:2017 © IEC 2017 - 11 -

# 4.1.5 Charging resistor

The charging resistor shown in Figure 1 shall nominally be 100 M $\Omega$  or greater.

Resistor values higher than 100 M $\Omega$  may be used, but this may not allow very large devices (refer to 5.9 and Annex H) to charge fully before being discharged by the probe assembly. This effect can be overcome by adding a delay between discharges in the CDM tester programming software. If using a resistor greater than 100 M $\Omega$ , it is recommended that the tester or the device itself be characterized to determine if a delay is needed for discharging large devices. A procedure for this large device delay characterization is given in Annex H.

# 4.2 Waveform measurement equipment

# 4.2.1 General

The CDM waveform measurement equipment shall consist of the following components.

# 4.2.2 Cable assemblies

Cable assemblies with combined internal tester cable and external cable total loss of no more than 2 dB at frequencies up to 9 GHz and a nominal 50  $\Omega$  impedance.

# 4.2.3 Equipment for high-bandwidth waveform measurement

# 4.2.3.1 High-bandwidth oscilloscope

An oscilloscope or transient digitizer with a minimum real-time (single shot) 3 dB BW of at least 6 GHz and  $\geq$  20 gigasample/s sampling rate with a nominal 50  $\Omega$  input impedance.

### 4.2.3.2 Attenuator

A 20 dB attenuator with a precision of  $\pm 0.5$  dB, at least 12 GHz BW, and an impedance of 50  $\Omega \pm 5.0 \Omega$ .

# 4.2.4 Equipment for 1,0 GHz waveform measurement

# 4.2.4.1 1 GHz oscilloscope

An oscilloscope or transient digitizer with a real-time (single shot) 3 dB BW of 1 GHz with a nominal 50  $\Omega$  input impedance. The sampling rate shall be  $\geq$  5 gigasample/s.

NOTE The user has the option of using a higher BW oscilloscope and using a hardware or software filter to produce a bandwidth and sampling rate equivalent to that specified in 4.2.4.1.

#### 4.2.4.2 Attenuator

A 20 dB attenuator with a precision of ± 0,5 dB, at least 4 GHz BW, and an impedance of 50  $\Omega$  ± 5  $\Omega.$ 

# 4.3 Verification modules (metal discs)

The large verification module shall have a capacitance of  $(55 \pm 5 \%)$  pF and the small verification module shall have a capacitance of  $(6,8 \pm 5 \%)$  pF. Refer to normative Annex A for information on the verification module physical dimensions and normative Annex B for information on the capacitance measurement procedure.

#### 4.4 Capacitance meter

Capacitance meter with a resolution of 0,2 pF, a measurement accuracy of 3 %, and a measurement frequency of 1,0 MHz as described in normative Annex B.

# 4.5 Ohmmeter

The ohmmeter used to measure the resistance of the resistive probe shall be capable of measuring to an accuracy of 0,01  $\Omega$ . Use of Kelvin 4-wire connections is recommended.

# 5 Periodic tester qualification, waveform records, and waveform verification requirements

#### 5.1 Overview of required CDM tester evaluations

The CDM tester shall be qualified, re-qualified, and periodically verified as described in 5.5 and 5.6.

NOTE 1 Dielectric layers, ground planes (ground plates), the coaxial discharging resistor (probe), the distance between the ground plane and the field plate, the verification modules and the discharge contacts (e.g., pogo pins) are key elements of the tester construction. Any change to these elements requires a waveform verification.

NOTE 2 Changes in the shape of the discharge pulse, even though they can still be within specification, can indicate degradation of the discharge path.

#### 5.2 Waveform capture hardware

Waveform capture requires the following instrumentation and tester set voltage procedure:

- an oscilloscope as specified in 4.2;
- an attenuator and cable assembly as defined in 4.2;
- verification modules (as described in 4.3) with the dimensions and attributes listed in normative Annex A and the method of measurement listed in normative Annex B.

### 5.3 Waveform capture setup

The waveform capture setup shall be carried out as follows.

a) Clean the verification modules. Avoid skin contact with the modules prior to, and during testing. A recommended procedure is described in normative Annex A.

- b) Using an alcohol wipe, clean the discharge probe and the field charge plate on which the device is placed to remove any surface contamination that could result in charge loss. Ensure the pogo pin is free of particulates.
- c) Attach the appropriate 20 dB attenuator as described in 4.2.3.2 to the oscilloscope. Attach one end of the external cable assembly, as described in 4.2.2, to the attenuator and the other end to the CDM tester. Verify all connections in the measurement chain are tight.

See informative Annex E for an example of oscilloscope settings and captured waveforms.

#### 5.4 Waveform capture procedure

The waveform capture procedure shall be carried out as follows.

- a) Place the verification module to be used on the field plate dielectric, ensuring intimate contact between the field plate dielectric and verification module.
- b) Set the potential of the field plate to the needed voltage for the test condition being run.
- c) Align the ground pin to approximately the centre of the verification module.
- d) Either the single discharge or dual discharge method as described in Clause F.2 or Clause F.3 respectively can be used, but the discharge method chosen should be consistent with how products will be tested. When using the dual discharge method, waveforms for positive and negative pulses require a change in the oscilloscope trigger conditions to capture only positive or negative pulses.
- e) Discharge the verification module at least ten times at the polarity being verified.