

INTERNATIONAL
STANDARD

ISO/IEC
11458

First edition
1993-12-01

Information technology –
Microprocessor systems –
VICbus – Inter-crate cable bus

iTeh STANDARD PREVIEW

(Technologies de l'information –
Systèmes à microprocesseurs –
VICbus – Bus à câbles inter-châssis)

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-28d7454ba5b4/iso-iec-11458-1993>



Reference number
ISO/IEC 11458: 1993(E)

CONTENTS

	Page
FOREWORD.....	7
Clause	
1 Scope.....	8
2 Introduction to the ISO/IEC 11458 VICbus standard	9
2.1 Objectives	9
2.2 Standard terminology	9
2.2.1 Rule <N.n>	9
2.2.2 Recommendation <N.n>	9
2.2.3 Permission <N.n>	10
2.2.4 Observation <N.n>	10
2.3 Other terminology	10
2.4 Timing diagrams	10
2.5 Tables	10
2.6 Data representation	10
3 Data transfer bus	11
3.1 Introduction	11
3.2 DTB cycle types	11
3.2.1 Direct cycles	12
3.2.2 Transparent cycles	12
3.3 Use of the DTB information lines	13
3.3.1 The address phase	13
3.3.2 The data phase	13
3.3.3 Address / data lines AD31-AD00	13
3.3.4 Control lines CL3-CL0	13
3.3.5 Identification lines ID4-ID0	14
3.3.6 Device number signals DN4-DN0	14
3.3.7 Address signals A31-A02	14
3.3.8 Address extension signals AE5-AE0	14
3.3.9 Register select signals RS4-RS0	14
3.3.10 Block transfer signal BLT	16
3.3.11 Write signal WRITE	16
3.3.12 Byte selection signals LWORD, A01, ASEL0, ASEL1, DSEL0, DSEL1	16
3.3.13 Interrupter number signals IN4-IN0	18
3.3.14 Slave response signal SERR	18
3.3.15 Data signals D31-D00	18
3.4 Transparent VME-A64 cycle	18
3.5 Data transfer cycle - bus protocols and timing	18
3.5.1 Block transfer cycles	19
3.5.2 Read-modify-write cycles	19
3.6 Compelled protocol	21
3.6.1 The address phase	21
3.6.2 The data phase	21
3.7 Non-compelled protocols	23
3.7.1 Non-compelled 1 (NC1)	25
3.7.2 Non-compelled 2 (NC2)	27
3.8 Slave participation in DTB cycles	28

iTech STANDARD PREVIEW
(standards.iteh.ai)

ISO/IEC 11458:1993
<https://standards.iteh.ai/catalog/standards/sist/fbflc6da-eea7-4f02-a4c2-3817154ba5b4/iso-iec-11458-1993>

3.9	DTB timing rules	29
4	Arbitration	41
4.1	Introduction	41
4.2	Lines	41
4.3	Arbitration protocol	41
4.4	Arbiter	42
4.5	Requester	43
4.6	Transfer of DTB mastership	43
4.7	Loss of the arbiter	44
4.8	Arbitration timing rules	48
5	Interrupts	50
5.1	Introduction	50
5.2	Lines and signals	50
5.3	Interrupt request signal selection	50
5.4	Interrupt protocol	51
5.5	Interrupter	52
5.6	Interrupt handler	53
5.7	Timing regulations	55
6	Utilities	57
6.1	Introduction	57
6.1.1	Arbitration lock line ALOCK	57
6.1.2	Device failure line DEVFAIL	57
6.1.3	Interrupt request select lines INTSEL0 and INTSEL1	57
6.1.4	VICbus reset line VICRESET	58
6.2	INTSEL generator selection	58
6.3	Reset	61
6.3.1	Global reset - VICRESET	61
6.3.2	Selective reset	61
6.4	Online and offline states	62
6.4.1	Regulations	63
6.4.2	Power-up condition	64
6.5	Fault tolerance	64
6.6	Cable connection and disconnection in robust systems	65
7	Electrical specifications	66
7.1	Introduction	66
7.2	Bus drivers and receivers	66
7.3	Cables	67
7.3.1	Cable characteristics	68
7.4	Connectors	68
7.5	Terminators	70
7.5.1	Arbitration daisy-chain (BG line) termination	70
7.5.2	Terminator power	70
7.5.3	Terminators and BGLOOP	70
7.6	Cable continuity for offline devices	72
8	VICbus registers	74
8.1	Introduction	74
8.2	Register summary	74
8.3	Control and status register - CSR	75
8.4	Online register - OLR	76
8.5	Device operational register - DOR	77
8.6	Reset register - RR	78

8.7 Transparent register - TR.....79
8.8 Device identification registers - DIR.....80

Annexes

A Interfacing between VMEbus and VICbus82
A.1 Introduction82
A.2 Data transfer bus83
A.2.1 Address and data83
A.2.2 VMEbus AM codes83
A.2.3 VICbus slave response83
A.2.4 VMEbus RETRY*84
A.2.5 VMEbus D64 transfers84
A.2.6 VMEbus address only cycles84
A.2.7 Block transfers84
A.3 Interrupts86
A.4 Utilities87
A.4.1 System failure87
A.4.2 System reset88
A.5 VMEbus interface functions89
B Glossary90
C Summary of lines and signals93
D Arbitration dead lock95
E Wired-OR glitch96
F VICbus electrical characteristics97
F.1 Electrical termination97
F.2 Practical VICbus implementations98

ITeH STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 11458:1993
<https://standards.iteh.ai/catalog/standards/sist/1b11c6da-eea7-4102-a4c2-7454ba5b4/iso-iec-11458-1993>

	Page
Tables	
1	VICbus data representation 10
2	Direct cycles 12
3	Transparent cycles 12
4	Use of the address / data, control and identification lines 15
5	VMEbus byte alignment 17
6	Byte lane alignment 17
7	Transparent VME-A64 signal assignment 18
8	Summary of slave participation in DTB cycles 28
9	Master - timing regulations 36
10	Slave - timing regulations 39
11	Arbiter - timing regulations 48
12	Requester - timing regulations 49
13	Interrupt request multiplexing 50
14	IACK byte alignment 52
15	Summary of interrupt protocol actions 54
16	Interrupts - timing regulations 56
17	INTSEL generator selection - timing regulations 60
18	Summary of the online / offline state of a device following various actions 62
19	Summary of actions permitted in the three online / offline states 62
20	VICbus lines 67
21	VICbus connector pin assignments 69
22	Register summary 74
23	Command and status register 75
24	Online register 76
25	Device operational register 77
26	Reset register 78
27	Transparent register 79
28	Device identification registers - byte assignments 80
29	Device identification register 2 - bit assignments 81
30	Device identification register 3 - bit assignments 81
A.1	VMEbus interface control and status functions 89

Figures

1	DTB cycle	13
2	Compelled protocol	20
3	Non-compelled 1 protocol	24
4	Non-compelled 2 protocol	26
5	Compelled cycle	30
6	Compelled cycle last data transfer and end of cycle	31
7	NC1 address phase and first data transfer	32
8	NC1 last data transfer and end of cycle	33
9	NC2 address phase and first data transfer	34
10	NC2 last data transfer and end of cycle	35
11	Arbitration-1	45
12	Arbitration-2	46
13	Arbitration-3	47
14	Interrupt request selection timing	55
15	INTSEL generator selection	59
16	Electrical transmission	71
17	Bus grant daisy-chain and BGLOOP	72
18	Bus Grant termination and continuity of lines in robust systems	73
A.1	Inter-crate block transfers	85
A.2	DEVFAIL / SYSFAIL* interconnection for a VMEbus to VICbus interface	87
A.3	Reset circuit for a VMEbus to VICbus interface	88
D.1	Arbitration dead-lock resolution	95
E.1	Wired-OR glitch	96
F.1	VICbus termination	97
F.2	Device / cable length derating	98

Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialised system for world-wide standardisation. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organisation to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organisations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

International Standard ISO/IEC 11458 was prepared by Joint technical committee ISO/IEC JTC 1, *Information technology, SC 26: Microprocessor Systems*.

Annex A forms an integral part of ISO/IEC 11458. Annexes B to F are for information only.

ITEH STANDARD PREVIEW

(standards.iteh.ai)

ISO/IEC 11458:1993

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-28d7454ba5b4/iso-iec-11458-1993>

Information technology - Microprocessor systems - VICbus - Inter-crate cable bus

1 Scope

The widespread use of high-performance, multi-processor systems based on backplane buses such as the IEC 821 bus (VMEbus), has inevitably led to the requirement to create multi-crate (-subrack, -chassis, etc.) systems. The VICbus inter-crate cable bus is designed to achieve such assemblies in a standard way.

VICbus, a multiplexed, multi-master, multi-slave cable bus, connects multiple backplane buses or stand-alone devices, providing transparent, softwareless interconnection for low latency short data transactions and fast transmission of data blocks over cables of up to 100 m in length. Address and data signals, each of 32 bits, together with those necessary for the control of the bus protocols, signal multiplexing, reset and error reporting are transmitted on twisted-wire pairs using differential line drivers and receivers. Up to 31 devices are permitted on a single VICbus cable.

VICbus data transfer protocols include both a compelled mode with end-to-end acknowledgement as well as two, high speed, non-compelled modes for high rate data transfers. The compelled protocols allow both broadcast (master write) and broadcast (master read) data transfers. One of the non-compelled protocols allows broadcast transfers, whereas neither permit broadcast operation.

Inter-master arbitration uses an efficient, modified single-level, daisy-chained mechanism. The interrupt mechanism allows 32 interrupt requests, multiplexed on eight physical lines. The specification includes system failure reporting, reset and live connection and disconnection, as well as the specification of control and status registers. Particular attention has been paid to redundancy of operation.

ISO/IEC 11458:1993

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2->

Whilst VICbus has been derived with multi-crate backplane bus systems in mind, this specification does not preclude the design of stand-alone VICbus devices. A normative annex giving rules and recommendations for a VMEbus to VICbus interface has been included, and further, similar annexes for other backplane bus standards will be added as the need arises.

2 Introduction to the ISO/IEC 11458 VICbus standard

2.1 Objectives

VICbus is a cable bus intended to be used to connect together multiple devices, particularly backplane bus systems, efficiently and with the possibility of software transparent operation, to allow large multi-crate, multi-processor systems to be constructed.

The objectives of this standard are to:

- a) provide a standard cable bus for the interconnection of multiple devices, both backplane bus systems, such as the IEC821 VMEbus, and stand-alone apparatus;
- b) specify the electrical characteristics of the cable bus;
- c) specify the protocols that precisely define the interaction between devices connected to the VICbus;
- d) specify the mechanisms necessary to construct fault-tolerant, multi-device systems;
- e) provide the necessary definitions, terminology and background information to fully describe the VICbus protocols and other mechanisms.

2.2 Standard terminology

To avoid ambiguity, and to ensure that it is clear what the requirements for compliance are, many of the paragraphs in this standard are prefixed with sequentially numbered keywords by clause (N), known collectively as **regulations**, thus:

RULE <N.n>

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-28d7454ba5b4/iso-iec-11458-1993>

RECOMMENDATION <N.n>

PERMISSION <N.n>

OBSERVATION <N.n>

2.2.1 Rule <N.n>

Rules form the basis of the VICbus standard, and may be expressed in textual, diagrammatic or tabular form. They use the imperative form and include the upper case words SHALL or SHALL NOT, which are reserved for this purpose only. Rules are printed in *italics*, thus:

RULE 2.1

Example: rules contain the upper case words SHALL or SHALL NOT.

2.2.2 Recommendation <N.n>

Recommendations contain information which will be very useful, if not vital, when designing to the VICbus standard and designers are encouraged to heed the advice given to ensure the best possible interpretation of the specification's requirements.

RECOMMENDATION 2.1

Example: recommendations contain very useful information.

2.2.3 *Permission <N.n>*

Permissions clarify aspects of the standard where multiple choices might be possible, and indicate acceptable lines of approach. The upper case word MAY is reserved for this purpose only.

PERMISSION 2.1

Example: permissions help you choose and include the upper case word MAY.

2.2.4 *Observation <N.n>*

Observations serve to explain the rationale behind rules and other requirements.

OBSERVATION 2.1

Example: observations explain the rationale of certain requirements.

2.3 *Other terminology*

All normative terms (that is those having a specified meaning within the context of this document) are typed in bold font, in general the first time they appear, thus: **arbiter**. Such terms are explained in the informative glossary, included as annex B, in addition to any references within the body of the text.

2.4 *Timing diagrams*

Timing diagrams are drawn such that a high level represents the asserted state (logical 1).

2.5 *Tables*

(standards.iteh.ai)

The **asserted** (logical 1) and **deasserted** (logical 0) states are indicated in tables as "1" and "0" respectively.

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-28d7454ba5b4/iso-iec-11458-1993>

2.6 *Data representation*

Table 1 shows the labelling and significance of the bytes (groups of eight bits) within the four-byte location selected by a VICbus address or by the register select signals.

Table 1 - VICbus data representation

	Most significant bit ▼			Least significant bit ▼
	Byte (0)	Byte (1)	Byte (2)	Byte (3)
Data bits	31.....24	23.....16	15.....8	7.....0

3 Data transfer bus

3.1 Introduction

The Data Transfer Bus (DTB) is the means by which data, address, control and status information is transferred between VICbus devices. The device containing the **current master** uses the address information to select one or more **participating slaves** and the addresses within them with which it wishes to exchange data. The control information specifies the direction of data transfer and the number and position of bytes within the four-byte data bus which are to be transferred.

VICbus devices can be self-contained units, interfaces between VICbus and a backplane bus such as VMEbus, or both. Thus the DTB also carries control information which indicates whether the required slave is within a participating slave device or on a backplane associated with it.

Two types of data transfer protocol are specified for use on the DTB: **compelled** and **non-compelled**. The compelled protocol uses a full handshake which permits the cycle timing to be controlled by both the master and the participating slave(s) and, if the slave is on a backplane bus, permits the VICbus timing to be interlocked with that of the backplane. The two non-compelled protocols provide a faster means of transmitting data, by eliminating the round-trip propagation time of the cable which is inherent in the compelled protocol, however they can only be used to access slaves within VICbus devices.

The VICbus arbitration mechanism (specified in clause 4) ensures that only one master may use the DTB at a time. However, the use of bus drivers with a "wired-OR" capability permits a master to transmit data to several participating slaves simultaneously (broadcast operation) or to receive data from several participating slaves simultaneously (broadcast operation) when using the compelled protocol, or when using one of the non-compelled protocols in the case of broadcast operation. Additionally, whichever protocol is in use, data transfers may be spied upon (that is read on-the-fly with no active participation in the transfer protocol by the device concerned).

The DTB consists of two groups of physical lines: the 42 **information lines** (AD31-AD00, CL3-CL0, ID4-ID0 and SERR) onto which logical signals are multiplexed, and the three **timing lines** (AS, DS and WAIT) which are not multiplexed and for which the terms "lines" and "signals" can therefore be used interchangeably.

3.2 DTB cycle types

When initiating a DTB cycle, the master transmits control information indicating the cycle type to be performed, so defining the following:

- a) the data transfer protocol to be used;
- b) whether the required slave is within the addressed device (**direct cycles**) or on an associated backplane bus, if the device is an interface (**transparent cycles**);
- c) whether a data transfer cycle or an **interrupt acknowledge** cycle is to be performed (the latter is specified in clause 5);
- d) the address width used (32 or 64 bits) on associated VMEbus backplanes;
- e) the byte alignment used (VMEbus or **byte lane aligned (BLA)**, specified in 3.3.12).

Table 4 details the cycle types in terms of the lines and signals used.

3.2.1 Direct cycles

Direct cycles access VICbus slaves within devices rather than those connected to an associated backplane bus. The RS4-RS0 signals (see 3.3.9, below), are used to select one of 32 register locations (some of which may use the A31-A02 signals for sub-addressing). The allocation of mandatory and user definable register locations is specified in clause 8.

The three direct cycle types described in this specification are listed in table 2.

RULE 3.1

A device SHALL be capable of responding to direct compelled cycles as a slave.

Table 2 - Direct cycles

Cycle type	Protocol	Data alignment	Application
Direct compelled	Compelled	Byte lane	Transfers to slaves within devices (that is not on an associated backplane bus) with handshake control
Direct non-compelled 1	Non-compelled	Byte lane	Transfers to slaves within devices with no handshake control
Direct non-compelled 2	Non-compelled	Byte lane	Transfers to slaves within devices with no immediate handshake control; the slave's responses being pipelined. The initial transfer is the exception, since it is fully handshaken in order to confirm the existence and capability of the slave

3.2.2 Transparent cycles

ISO/IEC 11458:1993

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-20074548a207/iso-iec-11458-1993>

The compelled protocol is used to access slaves connected to the backplane bus associated with an interface device, and the timing is interlocked with that of the backplane bus. Note that the non-compelled protocols cannot be used to implement transparent cycles, as this interlock is not possible.

The three types of transparent cycle described in this specification are listed in table 3.

Table 3 - Transparent cycles

Cycle type	Protocol	Data alignment	Application
Transparent VME-A64 ¹⁾	Compelled	VMEbus	VMEbus A64 cycles are transmitted over VICbus and a corresponding A64 cycle is generated on an associated VMEbus backplane
Transparent VME	Compelled	VMEbus	VMEbus A32, A24 or A16 cycles are transmitted over VICbus and corresponding cycles are generated on an associated VMEbus backplane
Transparent BLA	Compelled	Byte lane	Cycles are generated on an associated non-VMEbus backplane (intended for future applications)

¹⁾ A64 transfers are described in the proposed revision of the VMEbus specification document known as "VME64".

3.3 Use of the DTB information lines

In order to keep the number of physical lines to a practical number for a cable bus, the DTB information lines are multiplexed, and a DTB cycle therefore consists of an **address phase** and a **data phase** the latter consisting of one or more data transfers. The structure of a DTB cycle is illustrated in figure 1.

3.3.1 The address phase

The address phase is used by the master to:

- select the slave device or devices which it requires to participate in the cycle;
- specify the cycle type;
- transmit an address internal to the slave or slaves.

3.3.2 The data phase

The data phase is used to transmit data to and / or from the selected address within the slave or slaves. In the case of a block transfer, it transfers data to or from successive addresses.

The multiplexed signals carried by the DTB information lines during the address and data phases are shown in tables 4, 5 and 6, and defined in subclauses 3.3.3 to 3.3.15, inclusive. In some cases the signal carried by a particular line depends on the cycle type, as well as on the phase of the cycle (address or data).




Figure 1 - DTB cycle

3.3.3 Address / data lines AD31-AD00

The 32 address / data lines (AD31-AD00) carry address and byte selection signals during the address phase, and data signals during the data phase.

3.3.4 Control lines CL3-CL0

The four control lines (CL3-CL0) carry control signals during both the address and data phases. In addition, they carry some addressing signals during the address phase of the transparent VME and VME-A64 cycle types. During the address phase, CL3 and CL2 carry cycle type definition signals, whilst CL1 and CL0 either carry further cycle type definition signals or addressing signals. During the

data phase, all four control lines carry additional protocol and byte selection signals.

3.3.5 Identification lines ID4-ID0

The five identification lines (ID4-ID0) carry device selection and other addressing signals. During the address phase they carry the **device number** (or, in the case of an IACK cycle, the **Interrupter number**) signals. During the data phase they carry address extension signals for transparent cycles, and register select signals for direct cycles.

3.3.6 Device number signals DN4-DN0

The device number signals carry the highest level of addressing information. They are used by the master to select the VICbus slave device or devices which it wishes to participate in the cycle. Device numbers in the range 31-1 select individual devices, whilst device number 0 (zero) selects all on-line devices capable and willing to participate in broadcast or broadcast operations. Every slave device is normally equipped with a means (for example a switch or switches) to allow the user to set the device number by which it will be selected.

RECOMMENDATION 3.1

Equip a slave device with a means whereby a user can set the device number by which it will be selected. Design the device such that the device number can be set and is subsequently visible at its front panel.

OBSERVATION 3.1

It is the responsibility of the user to ensure that no more than one slave has a particular device number, if this is undesirable.

RULE 3.2

A cycle carrying device number 0 (zero) **SHALL** indicate a broadcast or broadcast cycle.

ISO/IEC 11458:1993

3.3.7 Address signals A31-A02

The address signals A31-A02 are used to select a four-byte (32 bit) location within selected slave or slaves, except during certain direct cycles when only the register select signals are used for this purpose. The selection of bytes within a four-byte location is described in 3.3.12.

PERMISSION 3.1

An interface to a backplane bus **MAY** provide address mapping facilities whereby the user can program the correspondence between blocks of addresses on VICbus and blocks of addresses on the backplane bus.

3.3.8 Address extension signals AE5-AE0

The address extension signals AE5-AE0 are used during transparent cycles to pass extra addressing information over the VICbus (for example the VMEbus address modifier signals - see annex A).

3.3.9 Register select signals RS4-RS0

The register select signals are used during direct cycles to select one of 32, four-byte register locations within selected slave or slaves, as specified in clause 8. For most register locations, the address signals (A31-A02) are not used and, therefore, do not need to be decoded by the slave or slaves, however, access to facilities within the device, such as banks of memory, may require their use.

Table 4 - Use of the address / data, control and identification lines

NOTE - RSVD = Reserved for future allocation. All other mnemonics are explained in the accompanying text.

Address Phase	Address / data	Control lines				Identification lines				
Cycle type	AD31-AD02 ¹⁾	CL3	CL2	CL1	CL0	ID4	ID3	ID2	ID1	ID0
Transparent VME-A64	A31-A02	0	0	AE5	AE4	DN4	DN3	DN2	DN1	DN0
Transparent BLA	A31-A02	0	1	0	0	DN4	DN3	DN2	DN1	DN0
Reserved	A31-A02	0	1	0	1	RSVD	RSVD	RSVD	RSVD	RSVD
Reserved	A31-A02	0	1	1	0	RSVD	RSVD	RSVD	RSVD	RSVD
IACK	A31-A02	0	1	1	1	IN4	IN3	IN2	IN1	IN0
Direct compelled	A31-A02	1	0	0	0	DN4	DN3	DN2	DN1	DN0
Direct non-compelled 1	A31-A02	1	0	0	1	DN4	DN3	DN2	DN1	DN0
Direct non-compelled 2	A31-A02	1	0	1	0	DN4	DN3	DN2	DN1	DN0
Reserved	A31-A02	1	0	1	1	RSVD	RSVD	RSVD	RSVD	RSVD
Transparent VME	A31-A02	1	1	AE5	AE4	DN4	DN3	DN2	DN1	DN0

1) For details of the use of AD01 and AD00 in the address phase, see tables 5 and 6.

ISO/IEC 11458:1993

<https://standards.iteh.ai/catalog/standards/sist/fb1c6da-eea7-4f02-a4c2-2917454e5146/iso-11458-1993>

Data Phase	Address / data	Control lines				Identification lines				
Cycle type	AD31-AD00	CL3	CL2	CL1	CL0	ID4	ID3	ID2	ID1	ID0
Transparent VME-A64	D31-D00 ²⁾	BLT	WRITE	DSEL1	DSEL0	RSVD	AE3	AE2	AE1	AE0
Transparent BLA	D31-D00	BLT	WRITE	DSEL1	DSEL0	RSVD	AE3	AE2	AE1	AE0
Reserved	D31-D00	RSVD	WRITE	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
Reserved	D31-D00	RSVD	WRITE	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
IACK	D31-D00	RSVD	0	DSEL1	DSEL0	RSVD	RSVD	RSVD	RSVD	RSVD
Direct compelled	D31-D00	BLT	WRITE	DSEL1	DSEL0	RS4	RS3	RS2	RS1	RS0
Direct non-compelled 1	D31-D00	BLT	1	DSEL1	DSEL0	RS4	RS3	RS2	RS1	RS0
Direct non-compelled 2	D31-D00	BLT	WRITE	DSEL1	DSEL0	RS4	RS3	RS2	RS1	RS0
Reserved	D31-D00	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
Transparent VME	D31-D00	BLT	WRITE	DSEL1	DSEL0	RSVD	AE3	AE2	AE1	AE0

2) For an explanation of the use of the AD lines in transparent VME-A64 cycles, see 3.4.