

SLOVENSKI STANDARD SIST EN 60191-6-18:2010

01-april-2010

Mehanska standardizacija polprevodniških elementov - 6-18. del: Splošna pravila za izdelavo tehničnih risb naprav za pakiranje elementov za površinsko montažo - Navodilo za oblikovanje mreže krogličnih priključkov (BGA) (IEC 60191-6-18:2010)

Mechanical standardization of semiconductor devices - Part 6-18: General rules for the preparation of outline drawings of surface mounted semiconductor device packagers - Design guide for ball grid array (BGA) (IEC 60191-6-18:2010)

iTeh STANDARD PREVIEW

Mechanische Normung von Halbleiterbauelementen - Teil 6-18: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen von SMD-Halbleitergehäusen - Konstruktionsleitfaden für Ball-Grid-Array (BGA) (IEC 60191-6-18:2010)

SIST EN 60191-6-18:2010

https://standards.iteh.ai/catalog/standards/sist/6becc851-9624-4b59-a610-

Normalisation mécanique des dispositifs à semiconducteurs - Partie 6-18: Règles générales pour la préparation des dessins d'encombrement des dispositifs à semiconducteurs pour montage en surface - Guide de conception pour les boîtiers matriciels à billes (BGA) (CEI 60191-6-18:2010)

Ta slovenski standard je istoveten z: EN 60191-6-18:2010

ICS:

01.100.25	Risbe s področja elektrotehnike in elektronike	Electrical and electronics engineering drawings
31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
31.240	Mehanske konstrukcije za elektronsko opremo	Mechanical structures for electronic equipment

SIST EN 60191-6-18:2010

en,fr

SIST EN 60191-6-18:2010

iTeh STANDARD PREVIEW (standards.iteh.ai)

EUROPEAN STANDARD

EN 60191-6-18

NORME FUROPÉENNE **EUROPÄISCHE NORM**

February 2010

ICS 31.080.01

English version

Mechanical standardization of semiconductor devices -Part 6-18: General rules for the preparation of outline drawings of surface mounted semiconductor device packages -Design guide for ball grid array (BGA)

(IEC 60191-6-18:2010)

Normalisation mécanique des dispositifs à semiconducteurs -Partie 6-18: Règles générales pour la préparation des dessins d'encombrement des dispositifs

à semiconducteurs Tah STANDARD Pyon SMD-Halbleitergehäusen - pour montage en surface -

Guide de conception pour les boîtiers and site für Ball-Grid-Array (BGA) matriciels à billes (BGA)

Teil 6-18: Allgemeine Regeln für die Erstellung von Gehäusezeichnungen

von Halbleiterbauelementen -

(IEC 60191-6-18:2010)

Mechanische Normung

(CEI 60191-6-18:2010)

SIST EN 60191-6-18:2010

https://standards.iteh.ai/catalog/standards/sist/6becc851-9624-4b59-a610-00176e1ecb9b/sist-en-60191-6-18-2010

This European Standard was approved by CENELEC on 2010-02-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: Avenue Marnix 17, B - 1000 Brussels

Foreword

The text of document 47D/753A/FDIS, future edition 1 of IEC 60191-6-18, prepared by SC 47D, Mechanical standardization for semiconductor devices, of IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60191-6-18 on 2010-02-01.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN and CENELEC shall not be held responsible for identifying any or all such patent rights.

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2010-11-01

 latest date by which the national standards conflicting with the EN have to be withdrawn

(dow) 2013-02-01

Annex ZA has been added by CENELEC.

iTeh ST Endorsement notice VIEW

The text of the International Standard IEC 60191-9-18:2010 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 60191-6-2 NOTE Harmonized as EN 60191-6-2.

IEC 60191-6-4 NOTE Harmonized as EN 60191-6-4.

IEC 60191-6-5 NOTE Harmonized as EN 60191-6-5.

Annex ZA (normative)

Normative references to international publications with their corresponding European publications

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	EN/HD	<u>Year</u>
IEC 60191-6	-	Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages	EN 60191-6	-

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 60191-6-18:2010

iTeh STANDARD PREVIEW (standards.iteh.ai)



IEC 60191-6-18

Edition 1.0 2010-01

INTERNATIONAL STANDARD

NORME INTERNATIONALE

Mechanical standardization of semiconductor devices — W
Part 6-18: General rules for the preparation of outline drawings of surface mounted semiconductor device packages — Design guide for ball grid array (BGA)

SIST EN 60191-6-18:2010

https://standards.iteh.ai/catalog/standards/sist/6becc851-9624-4b59-a610-

Normalisation mécanique des dispositifs à semiconducteurs – Partie 6-18: Règles générales pour la préparation des dessins d'encombrement des dispositifs à semiconducteurs pour montage en surface – Guide de conception pour les boîtiers matriciels à billes (BGA)

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

PRICE CODE
CODE PRIX

R

ICS 31.080.01 ISBN 2-8318-1074-0

CONTENTS

FΟ	REWORD	3	
1	Scope	5	
2	Normative references	5	
3	Terms and definitions	5	
4	Terminal position numbering	6	
5	Nominal package dimension	6	
6	Symbols and drawings	7	
7	Dimensions	10	
8	Recommended BGA variations	16	
Bib	oliography	20	
Fig	gure 1 – Cavity down type	7	
Fig	gure 2 – Cavity up type	8	
Fig	gure 3 – Pattern of terminal position areas	9	
Fig	gure 4 – Example of the terminal depopulations	15	
Tal	ble 1 – Group 1: Dimensions appropriate to mounting and interchangeability	10	
Table 2 – Group 2: Dimensions appropriate to mounting and gauging			
Tal	ble 2 – Group 2: Dimensions appropriate to mounting and gaugingble 3 – Combinations of $\overline{\mathbb{D}}$, $\overline{\mathbb{E}}$, $\overline{\mathbb{E}}$, $\overline{\mathbb{N}}$, $\overline{\mathbb{N}}$, and n	14	
Tal	ble 4 – P-BGA (Cavity up) 1,27 mm/Spitch 60191-6-18:2010 ble 5 – P-BGA (Cavity up) 1,0 mm/spitch ble 5 – P-BGA (Cavity up) 1,0 mm/spitch	16	
Tal	ble 6 – P-BGA (Cavity down) 1,27 mm pitch	18	
Tal	ble 7 – T-BGA 1,27 mm pitch	18	
	ble 8 – T-BGA 1,0 mm pitch		
	ble 9 – P-BGA and C-BGA (Flip-chip interconnection) 1,0 mm pitch		
Table 9 – P-BGA and C-BGA (Filp-chip interconnection) 1,0 min pitch 19			

INTERNATIONAL ELECTROTECHNICAL COMMISSION

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES -

Part 6-18: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Design guide for ball grid array (BGA)

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their (national) and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.

 00176e1ecb9b/sist-en-60191-6-18-2010
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-6-18 has been prepared by subcommittee 47D: Mechanical standardization for semiconductor devices, of IEC technical committee 47: Semiconductor devices.

This standard cancels and replaces IEC/PAS 60191-6-18 published in 2008. This first edition constitutes a technical revision.

The text of this standard is based on the following documents:

FDIS	Report on voting	
47D/753A/FDIS	47D/758/RVD	

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

60191-6-18 © IEC:2010

– 4 –

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all the parts in the IEC 60191 series, under the general title *Mechanical standardization of semiconductor devices*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- · reconfirmed,
- withdrawn,
- · replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

- 5 -

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES -

Part 6-18: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Design guide for ball grid array (BGA)

1 Scope

This part of IEC 60191 provides standard outline drawings, dimensions, and recommended variations for all square ball grid array packages (BGA), whose terminal pitch is 1 mm or larger.

2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document applies.

IEC 60191-6, Mechanical standardization of semiconductor devices – Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

(standards.iteh.ai)

3 Terms and definitions

SIST EN 60191-6-18:2010

For the purposes of this document the terms and definitions given IEC 60191 (series) and the following apply.

00176e1ecb9b/sist-en-60191-6-18-2010

3.1

ball grid array

BGA

a package that has metal balls attached to one side of a substrate in a matrix of at least three rows and three columns; terminals may be missing from some row-column intersections

NOTE BGA stands for "Ball Grid Array" in compliance with the existing standards (See Annex A).

3.2

plastic ball grid array

P-BGA

BGA with an organic substrate

3.3

tape ball grid array

T-BGA

BGA with a polyimide tape substrate

3.4

ceramic ball grid array

C-BGA

BGA with a ceramic substrate

3.5

P-BGA (Flip chip interconnection)

BGA with an organic substrate and a die bonded to a substrate through metal bumps