



# SLOVENSKI STANDARD

## SIST EN 62374-1:2011

01-januar-2011

Nadomešča:  
SIST EN 62374:2008

---

### Polprevodniški elementi - 1. del: Preskus dielektrične plasti vrat s časovno odvisnim dielektričnim prebojem (TDDB) (IEC 62374-1:2010)

Semiconductor devices - Part 1: Time-dependent dielectric breakdown (TDDB) test for inter-metal layers (IEC 62374-1:2010)

Halbleiterbauelemente - Teil 1: Prüfung auf zeitabhängigen dielektrischen Durchbruch (TDDB) bei Isolationsschichten zwischen metallischen Leiterbahnen (IEC 62374-1:2010)

Dispositifs à semiconducteurs - Partie 1: Essai de rupture diélectrique en fonction du temps (TDDB) pour les couches intermétalliques (IEC 62374-1:2010)

Ta slovenski standard je istoveten z: EN 62374-1:2010

---

#### ICS:

31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
-----------	--	----------------------------------

SIST EN 62374-1:2011

en

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

SIST EN 62374-1:2011

<https://standards.iteh.ai/catalog/standards/sist/a0fd1c6d-860a-4d81-ba05-1158944911cc/sist-en-62374-1-2011>

EUROPEAN STANDARD  
NORME EUROPÉENNE  
EUROPÄISCHE NORM

**EN 62374-1**

November 2010

ICS 31.080

Supersedes EN 62374:2007

English version

**Semiconductor devices -  
Part 1: Time-dependent dielectric breakdown (TDDB) test for inter-metal  
layers  
(IEC 62374-1:2010)**

Dispositifs à semiconducteurs -  
Partie 1: Essai de rupture diélectrique en  
fonction du temps (TDDB) pour les  
couches intermétalliques  
(CEI 62374-1:2010)

Halbleiterbauelemente -  
Teil 1: Prüfung auf zeitabhängigen  
dielektrischen Durchbruch (TDDB) bei  
Isolationsschichten zwischen metallischen  
Leiterbahnen  
(IEC 62374-1:2010)

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

This European Standard was approved by CENELEC on 2010-11-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

**CENELEC**

European Committee for Electrotechnical Standardization  
Comité Européen de Normalisation Electrotechnique  
Europäisches Komitee für Elektrotechnische Normung

**Management Centre: Avenue Marnix 17, B - 1000 Brussels**

## Foreword

The text of document 47/2063/FDIS, future edition 1 of IEC 62374-1, prepared by IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 62374-1 on 2010-11-01.

This European Standard supersedes EN 62374:2007.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN and CENELEC shall not be held responsible for identifying any or all such patent rights.

The following dates were fixed:

- latest date by which the EN has to be implemented  
at national level by publication of an identical  
national standard or by endorsement (dop) 2011-08-01
- latest date by which the national standards conflicting  
with the EN have to be withdrawn (dow) 2013-11-01

---

## Endorsement notice

The text of the International Standard IEC 62374-1:2010 was approved by CENELEC as a European Standard without any modification.

**(standards.iteh.ai)**

[SIST EN 62374-1:2011](https://standards.iteh.ai/catalog/standards/sist/a0fd1c6d-860a-4d81-ba05-1158944911cc/sist-en-62374-1-2011)

<https://standards.iteh.ai/catalog/standards/sist/a0fd1c6d-860a-4d81-ba05-1158944911cc/sist-en-62374-1-2011>



IEC 62374-1

Edition 1.0 2010-09

# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



**Semiconductor devices –**  
**Part 1: Time-dependent dielectric breakdown (TDDB) test for inter-metal layers**

**Dispositifs à semiconducteurs –**  
**Partie 1: Essai de rupture diélectrique en fonction du temps (TDDB) pour les couches intermétalliques**

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

COMMISSION  
ELECTROTECHNIQUE  
INTERNATIONALE

PRICE CODE  
CODE PRIX

P

ICS 31.080

ISBN 978-2-88912-178-6

## CONTENTS

FOREWORD.....	3
1 Scope.....	5
2 Terms and definitions .....	5
3 Test equipment.....	6
4 Test samples.....	6
4.1 General.....	6
4.2 Test structure .....	6
5 Procedures.....	8
5.1 General.....	8
5.2 Pre-test .....	8
5.3 Test conditions.....	8
5.3.1 General .....	8
5.3.2 Electric field .....	8
5.3.3 Temperature.....	9
5.4 Failure criterion .....	9
6 Lifetime estimation .....	10
6.1 General.....	10
6.2 Acceleration model.....	10
6.3 Formula of $E$ model .....	10
6.4 A procedure for lifetime estimation .....	10
7 Lifetime dependence on inter-metal layer area .....	13
8 Summary.....	13
Annex A (informative) Engineering supplementation for lifetime estimation .....	14
Bibliography.....	16
Figure 1 – Schematic image of test structure (comb and serpent pattern) .....	7
Figure 2 – Schematic image of test structure (comb and comb pattern) .....	7
Figure 3 – Cross-sectional image of test structure for line to stacked line including via .....	8
Figure 4 – Cross-sectional image of test structure for stacked line to stacked line including via .....	8
Figure 5 – Test flow diagram of constant voltage stress method .....	9
Figure 6 – Weibull distribution plot.....	11
Figure 7 – Procedure to estimate the acceleration factor due to the electric field dependence.....	12
Figure 8 – Procedure to estimate the activation energy using an Arrhenius plot.....	12

## INTERNATIONAL ELECTROTECHNICAL COMMISSION

## SEMICONDUCTOR DEVICES –

**Part 1: Time-dependent dielectric breakdown (TDDB)  
test for inter-metal layers**

## FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62374-1 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47/2063/FDIS	47/2077/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all the parts in the IEC 62374 series, under the general title *Semiconductor devices*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "<http://webstore.iec.ch>" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

**IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.**

## **iTeh STANDARD PREVIEW (standards.iteh.ai)**

[SIST EN 62374-1:2011](#)

<https://standards.iteh.ai/catalog/standards/sist/a0fd1c6d-860a-4d81-ba05-1158944911cc/sist-en-62374-1-2011>



## SEMICONDUCTOR DEVICES –

### Part 1: Time-dependent dielectric breakdown (TDDB) test for inter-metal layers

#### 1 Scope

This part of IEC 62374 describes a test method, test structure and lifetime estimation method of the time-dependent dielectric breakdown (TDDB) test for inter-metal layers applied in semiconductor devices.

#### 2 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

##### 2.1 leakage current of inter-metal layer

$I_{\text{leak}}$   
current through the dielectric layer when a use voltage is applied

##### 2.2 initial leakage current of inter-metal layer

$I_{\text{leak-0}}$   
leakage current of inter-metal layer before a stress voltage is applied

##### 2.3 compliance current

$I_{\text{comp}}$   
maximum current of the voltage-forcing equipment

NOTE A compliance limit can be specified for a particular test.

##### 2.4 measured leakage current of inter-metal layer

$I_{\text{meas}}$   
measured current in constant voltage stress (CVS) test

##### 2.5 breakdown time

$t_{\text{bd}}$   
summation of time during which stress voltage is applied to inter-metal layer until failure

NOTE In CVS test, applied stress voltage is interrupted by measuring and assessing repeatedly (see Figure 5).

##### 2.6 dielectric layer thickness

$t_{\text{d}}$   
physical thickness of dielectric layer which is pitched between metal lines

##### 2.7 stress voltage

$V_{\text{stress}}$   
voltage applied during CVS test

**2.8****use voltage** $V_{\text{use}}$ 

voltage applied during pre-test and used for lifetime estimation

NOTE This voltage is usually power supply voltage.

**2.9****metal electrode length** $L$ 

total length of metal electrode which is pitching the dielectric layer

**2.10****electric field for inter-metal layer** $E_{\text{im}}$ 

voltage across a dielectric layer divided by its horizontal width between metal lines

NOTE The dielectric layer width should be determined by a consistent documented method by the physical measurement method with SEM, TEM or other. The method or a reference to a documented standard which describes the method should be included in the data report.

**3 Test equipment**

This TDDB test can be applied by both the package level test and the wafer level test. A high temperature oven is used for the package level test. In the case of the wafer level test, a wafer probe with a hot plate or hot chuck is necessary. Additionally the instruments need to have sufficient resolution to detect changes of leakage current under high temperature condition.

NOTE Package level test is test on test structures assembled in package.

<https://standards.iteh.ai/catalog/standards/sist/a0fd1c6d-860a-4d81-ba05-1158944911cc/sist-en-62374-1-2011>

**4 Test samples****4.1 General**

Test samples for TDDB test for inter-metal layer shall have the following test structure.

**4.2 Test structure**

An appropriate test structure for this test is an interdigitated one as shown in Figure 1, consisting of comb and serpent patterns, which are connected to the voltage source lines. There is an alternative structure, that is the interdigitated comb and comb structure shown in Figure 2. Test structure leads shall be designed to prevent unexpected failures outside the test structure during the TDDB test. Patterns with vias (Figures 3 and 4) need to be considered because the failure mechanism might be different from a line-to-line pattern without via. Unless otherwise specified comb and serpent pattern are recommended. The minimum line-to-line spacing is the most severe condition for this mechanism. Therefore, the minimum dimension allowed by the layout rule shall be evaluated. The total length of the metal line is recommended to be in the range from 0,01 m to 1 m. For the accurate lifetime estimation, it is recommended that at least three device conditions of area or length be used, so proper scaling can be achieved. Unless otherwise specified the above-mentioned conditions shall be used for test structure parameters.




Figure 1 – Schematic image of test structure (comb and serpent pattern)

ITIH STANDARD PREVIEW  
(standards.iteh.ai)




Figure 2 – Schematic image of test structure (comb and comb pattern)