

## SLOVENSKI STANDARD SIST EN 60749-29:2011

01-oktober-2011

Polprevodniški elementi - Mehanske in klimatske preskusne metode - 29. del: Preskus zapore

Semiconductor devices - Mechanical and climatic test methods - Part 29: Latch-up test

Dispositifs à semiconducteurs - Méthodes d'essais mécaniques et climatiques - Partie 29: Essai de verrouillage (standards.iteh.ai)

Ta slovenski standard je istoveten sistem 60749-29:2011 https://standards.itell.avcadog/standards/sist/84biec11-4de-4129-9882-

188e9caf675a/sist-en-60749-29-2011

ICS:

31.080.01 Polprevodniški elementi Semiconductor devices in

(naprave) na splošno general

SIST EN 60749-29:2011 en

SIST EN 60749-29:2011

# iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 60749-29:2011

https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-188e9caf675a/sist-en-60749-29-2011

### **EUROPEAN STANDARD**

## EN 60749-29

## NORME EUROPÉENNE EUROPÄISCHE NORM

August 2011

ICS 31.080.01

Supersedes EN 60749-29:2003 + corr. Mar.2004

English version

# Semiconductor devices Mechanical and climatic test methods Part 29: Latch-up test

(IEC 60749-29:2011)

Dispositifs à semiconducteurs - Méthodes d'essai mécaniques et climatiques - Partie 29: Essai de verrouillage (CEI 60749-29:2011)

Halbleiterbauelemente -Mechanische und klimatische Prüfverfahren -Teil 29: Latch-up-Prüfung (IEC 60749-29:2011)

# iTeh STANDARD PREVIEW (standards.iteh.ai)

This European Standard was approved by CENELEC on 2011-05-12. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Sixt/84bfec1f-4deb-4129-9882-

188e9caf675a/sist-en-60749-29-2011

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

## **CENELEC**

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Management Centre: Avenue Marnix 17, B - 1000 Brussels

#### **Foreword**

The text of document 47/2083/FDIS, future edition 2 of IEC 60749-29, prepared by IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60749-29 on 2011-05-12.

This European Standard supersedes EN 60749-29:2003 + corrigendum March 2004.

The significant changes with respect to EN 60749-29:2003 include:

- a number of minor technical changes;
- the addition of two new annexes covering the testing of special pins and temperature calculations.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN and CENELEC shall not be held responsible for identifying any or all such patent rights.

The following dates were fixed:

 latest date by which the EN has to be implemented at national level by publication of an identical national standard or by endorsement

(dop) 2012-02-12

 latest date by which the national standards conflicting with the EN have to be withdrawn TANDARD PREV

2014-05-12

(standards.iteh.ai)

### **Endorsement notice**

SIST EN 60749-29:2011

The text of the International Standard IEC 60749-29:20114 was approved by CENELEC as a European Standard without any modification. 188e9caf675a/sist-en-60749-29-2011



## IEC 60749-29

Edition 2.0 2011-04

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE

Semiconductor devices - Mechanical and climatic test methods - Part 29: Latch-up test (standards.iteh.ai)

Dispositifs à semiconducteurs <u>TSMéthodes d'essai</u> mécaniques et climatiques – Partie 29: Essai de verrouillage atalog/standards/sist/84bfec1f-4deb-4129-9882-188e9caf675a/sist-en-60749-29-2011

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

PRICE CODE
CODE PRIX

T

ICS 31.080.01 ISBN 978-2-88912-434-3

### CONTENTS

FΟ	REW	ORD		3	
1	Scop	cope and object5			
2	Term	Ferms and definitions			
3	Classification and levels				
	3.1	Classi	ication	8	
	3.2	Levels		8	
4	Appa	aratus a	nd material	8	
	4.1	Latch-	up tester	8	
		4.1.1	General	8	
		4.1.2	$V_{\sf supply}$ and their qualification method	9	
		4.1.3	Trigger source qualification method		
	4.2		ated test equipment (ATE)		
	4.3		ource		
5					
	5.1		al latch-up test procedure		
	5.2		ed latch-up test procedure		
		5.2.1	I-test		
		5.2.2 5.2.3	V <sub>supply</sub> overvoltage test.D.A.R.D. D.R.E.V.I.F.W.	17	
		5.2.3	Testing dynamic devices  DUT disposition standards.iteh.ai)	10	
		5.2.5	Record keeping		
6	Failu	re crite	ia SIST EN 60749-29:2011 https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-	20	
7	Sum	marv	https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882- 188e9caf675a/sist-en-60749-29-2011	20	
-			ative) Examples of special pins that are connected to passive	20	
con	npone	ents		21	
Anr	nex B	(informa	ative) Calculation of operating ambient or operating case temperature		
Fig	ure 1	- V <sub>suppl</sub>	y qualification circuit	9	
Figure 2 – Trigger source qualification circuit					
Figure 3 – Latch-up test flow					
Fig	ure 4	– Test v	vaveform for positive I-test	14	
Fig	ure 5	– Test v	vaveform for negative I-test	15	
Fig	ure 6	– Equiv	alent circuit for positive input/output I-test latch-up testing	16	
_			alent circuit for negative input/output I-test latch-up testing		
			vaveform for $V_{\sf supply}$ overvoltage		
			alent circuit for $V_{\sf supply}$ overvoltage test latch-up testing		
			mples of special pins that are connected to passive components		
Tab	ole 1 -	- Test m	atrix <sup>a</sup>	12	
Tab	le 2 -	- Timing	specifications for I-test and $V_{\sf supply}$ overvoltage test	13	

#### INTERNATIONAL ELECTROTECHNICAL COMMISSION

## SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 29: Latch-up test

#### **FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter
- https://standards.itch.ai/catalog/standards/sist/84bfec1f-4deb-4129-98825) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60749-29 has been prepared by IEC technical committee 47: Semiconductor devices.

This second edition cancels and replaces the first edition published in 2003 and constitutes a technical revision. The significant changes with respect to the previous edition include:

- a number of minor technical changes;
- the addition of two new annexes covering the testing of special pins and temperature calculations.

**-4-**

The text of this standard is based on the following documents:

FDIS	Report on voting
47/2083/FDIS	47/2090/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 60749 series, under the general title Semiconductor devices – Mechanical and climatic test methods, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- · reconfirmed,
- · withdrawn,
- · replaced by a revised edition, or
- amended.

# iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 60749-29:2011 https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-188e9caf675a/sist-en-60749-29-2011 60749-29 © IEC:2011

- 5 -

## SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 29: Latch-up test

#### 1 Scope and object

This part of IEC 60749 covers the I-test and the overvoltage latch-up testing of integrated circuits.

This test is classified as destructive.

The purpose of this test is to establish a method for determining integrated circuit (IC) latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are used in determining product reliability and minimizing "no trouble found" (NTF) and "electrical overstress" (EOS) failures due to latch-up.

This test method is primarily applicable to CMOS devices. Applicability to other technologies must be established.

The classification of latch-up as a function of temperature is defined in 3.1 and the failure level criteria are defined in 3.2 (standards.iteh.ai)

#### 2 Terms and definitions

SIST EN 60749-29:2011

https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-

For the purposes of this document, the following terms and definitions apply.

#### 2 1

#### cool-down time

period of time between successive applications of trigger pulses or the period of time between the removal of the  $V_{\rm supply}$  voltage and the application of the next trigger pulse (See Figures 4, 5, and 8 and Table 2.)

#### 2.2

#### device under test

DUT

semiconductor product subjected to latch-up test

#### 2.3

#### ground

GND

common or zero-potential pin(s) of the DUT

NOTE 1 Ground pins are not latch-up tested.

NOTE 2 A ground pin is sometimes called  $V_{ss}$ .

#### 2.4

#### input pins

all address, data-in control,  $V_{\rm ref}$  and similar pins

#### 2.5

#### I/O (bi-directional) pins

device pins that can be made to operate as an input or output or in a high-impedance state

60749-29 © IEC:2011

#### 2.6

 $I_{
m supply}$  total supply current in each  $V_{
m supply}$  pin (or pin group) with the DUT biased as indicated in

**-6-**

#### 2.7

#### I-test

latch-up test that supplies positive and negative current pulses to the pin under test

### 2.8

#### latch-up

state in which a low-impedance path resulting from an overstress that triggers a parasitic thyristor structure, persists after removal or cessation of the triggering condition

NOTE 1 The overstress can be a voltage or current surge, an excessive rate of change of current or voltage, or any other abnormal condition that causes the parasitic thyristor structure to become regenerative.

NOTE 2 Latch-up will not damage the device provided that the current through the low-impedance path is sufficiently limited in magnitude or duration.

#### 2.9

#### logic-high

level within the more positive (less negative) of the two ranges of logic levels chosen to represent the logic states

NOTE 1 For digital devices, a voltage level equal to  $V_{\text{supply}}$  is used for latch-up testing, except where otherwise specified in the relevant specification.

NOTE 2 For non-digital devices,  $V_{\text{supply}}$  voltage level or the maximum operating voltage that can be applied to that pin as defined in the relevant specification may be used for latch-up testing.

#### SIST EN 60749-29:2011 2.10

#### logic-low

https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-

level within the more negative (less positive) of the two ranges of logic levels chosen to represent the logic states

NOTE 1 For digital devices, ground voltage level is used for latch-up testing, except where specified in the relevant specification.

NOTE 2 For non-digital devices, ground voltage level or the minimum operating voltage that can be applied to that pin as defined in the relevant specification may be used for latch-up testing.

## 

maximum operating voltage for operation within performance specifications

- NOTE 1 The maximum voltage is not the absolute maximum voltage beyond which permanent damage is likely.
- NOTE 2 Maximum refers to the magnitude of  $V_{\text{supply}}$  and can be either positive or negative.

#### no connect pin

pin that has no internal connection and that can be used as a support for external wiring without disturbing the function of the device

NOTE All "no connect" pins should be left in an open (floating) state during latch-up testing.

#### 2.13

 $\begin{array}{l} \textbf{nominal} \ I_{\textbf{supply}} \ (I_{\textbf{nom}}) \\ \textbf{measured dc supply current for each} \ V_{\textbf{supply}} \ \textbf{pin (or pin group) with the DUT biased at the test} \\ \textbf{temperature as defined in Clause 5 and Table 1} \end{array}$ 

60749-29 © IEC:2011

**-7-**

#### 2.14

#### output pin

device pin that generates a signal or voltage level as a normal function during the normal operation of the device

NOTE Output pins, though left in an open (floating) state during testing of other pin types, are latch-up tested.

#### preconditioned pin

device pin that has been placed in a defined state or condition (input, output, high impedance, etc.) by applying control vectors to the DUT

#### 2.16

#### testing of dynamic devices

latch-up trigger testing of a device in a known stable state, at the minimum-rated clock frequency applied to the device (see 5.2.3 for specified conditions)

#### 2.17

#### test condition

test temperature, supply voltage, current limits, voltage limits, clock frequency, input bias voltages, and preconditioning vectors applied to the DUT during the latch-up test

#### 2.18

#### timing-related input pin

pin such as clock crystal oscillator, charge pump circuit, etc., required to place the DUT in a normal operating mode

(standards.iteh.ai)

NOTE Required timing signals may be applied by the latch-up tester, external equipment, and/or external components as appropriate.

SIST EN 60749-29:2011

#### 2.19 https://standards.iteh.ai/catalog/standards/sist/84bfec1f-4deb-4129-9882-

#### trigger pulse 188e9caf675a/sist-en-60749-29-2011

positive or negative current pulse (I-Test) or voltage pulse ( $V_{
m supply}$  overvoltage test) applied to any pin under test in an attempt to induce latch-up (see Figures 4, 5 and 8)

#### 2.20

#### trigger duration

duration of an applied pulse from the trigger source (see Figures 4, 5 and 8 and Table 2)

#### 2.21

 $V_{
m supply}$  pin (or pin group) all DUT power supply and external voltage source pins (excluding ground pins), including both positive- and negative-potential pins

NOTE 1 Generally, it is permissible to treat equal potential voltage source pins as one  $V_{\text{supply}}$  pin (or pin group) and connect them to one power supply.

NOTE 2 When forming  $V_{\rm supply}$  pins (or pin groups), the combination of  $V_{\rm supply}$  pins with significantly different supply current levels is not recommended as this would make it difficult to detect significant current changes on low supply current pins.

#### 2.22

#### $V_{\text{supply}}$ overvoltage test

latch-up test that supplies overvoltage pulses or overvoltage d.c. level to the  $V_{\rm supply}$  pin under test

#### 2.23

### $V_{\sf supply}$ voltage level

applicable voltage level of the  $V_{\sf supply}$  pin specified in the relevant specification. The  $V_{\sf supply}$ voltage level is used for latch-up testing as the typical logic high level unless otherwise specified (see 2.9)