



Edition 1.0 2018-11

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE



Integrated circuits Three dimensional integrated circuits Part 2: Alignment of stacked dies having fine pitch interconnect (Standards.iten.al)

Circuits intégrés – Circuits intégrés tridimensionnels – Partie 2: Alignement de puces empilées à petits pas d'interconnexion

4da18d78f9e4/iec-63011-2-2018





## THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2018 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'IEC ou du Comité national de l'IEC du pays du demandeur. Si vous avez des questions sur le copyright de l'IEC ou si vous désirez obtenir des droits supplémentaires sur cette publication, utilisez les coordonnées ci-après ou contactez le Comité national de l'IEC de votre pays de résidence.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11 info@iec.ch www.iec.ch

#### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

#### About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

#### IEC Catalogue - webstore.iec.ch/catalogue

The stand-alone application for consulting the entire bibliographical information on IEC International Standards, Technical Specifications, Technical Reports and other documents. Available for PC, Mac OS, Android Tablets and iPad.

#### IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a) variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and also once a month by email.

#### Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing 21/000 terms and definitions in English and French, with equivalent terms in 16 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

#### IEC Glossary - std.iec.ch/glossary

67 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

#### IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

#### A propos de l'IEC

La Commission Electrotechnique Internationale (IEC) est la première organisation mondiale qui élabore et publie des Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

#### A propos des publications IEC

Le contenu technique des publications IEC est constamment revu. Veuillez vous assurer que vous possédez l'édition la plus récente, un corrigendum ou amendement peut avoir été publié.

#### Catalogue IEC - webstore.iec.ch/catalogue

Application autonome pour consulter tous les renseignements bibliographiques sur les Normes internationales, Spécifications techniques, Rapports techniques et autres documents de l'IEC. Disponible pour PC, Mac OS, tablettes Android et iPad.

## Recherche de publications IEC - webstore.jec.ch/advsearchform

La recherche avancée permet de trouver des publications IEC en utilisant différents critères (numéro de référence, texte, comité d'études,...). Elle donne aussi des informations sur les projets et les publications remplacées ou retirées.

#### IEC Just Published - webstore.iec.ch/justpublished

Restez informé sur les nouvelles publications IEC. Just Published détaille les nouvelles publications parues. Disponible en ligne et aussi une fois par mois par email.

#### Electropedia - www.electropedia.org

Le premier dictionnaire en ligne de termes électroniques et électriques. Il contient 21 000 termes et définitions en anglais et en français, ainsi que les termes équivalents dans 16 langues additionnelles. Egalement appelé Vocabulaire Electrotechnique International (IEV) en ligne.

#### Glossaire IEC - std.iec.ch/glossary

67 000 entrées terminologiques électrotechniques, en anglais et en français, extraites des articles Termes et Définitions des publications IEC parues depuis 2002. Plus certaines entrées antérieures extraites des publications des CE 37, 77, 86 et CISPR de l'IEC.

#### Service Clients - webstore.iec.ch/csc

Si vous désirez nous donner des commentaires sur cette publication ou si vous avez des questions contactez-nous: sales@iec.ch.





Edition 1.0 2018-11

# INTERNATIONAL STANDARD

# NORME INTERNATIONALE



Integrated circuits - Three dimensional integrated circuits -Part 2: Alignment of stacked dies having fine pitch interconnect

Circuits intégrés – Circuits intégrés tridimensionnels – Partie 2: Alignement de puces empilées à petits pas d'interconnexion 4da18d78f9e4/iec-63011-2-2018

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

ICS 31.200

ISBN 978-2-8322-6291-7

Warning! Make sure that you obtained this publication from an authorized distributor. Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.

 Registered trademark of the International Electrotechnical Commission Marque déposée de la Commission Electrotechnique Internationale

## CONTENTS

FOREWORD	3
INTRODUCTION	5
1 Scope	6
2 Normative references	6
3 Terms and definitions	6
4 Die alignment during three dimensional integration	7
4.1 Alignment during stacking	7
4.2 Alignment maintenance during die bonding	7
4.3 Alignment measurement after die stacking	9
5 Alignment procedure	9
5.1 Initial die stacking	9
5.2 Final alignment	9
5.3 Assessment of alignment	9
Annex A (informative) Alignment examples	10
A.1 Alignment maintenance using capacitive coupling	10
A.2 Alignment maintenance using inductive coupling	12
A.3 Alignment measurement after stacking is completed	13
Bibliographyinch.SirANDARD PREVIEW	14
Figure 1 – Procedure of alignment of dies during die stacking	7
Figure 2 – Misalignment sensing and compensation by aligner	
Figure 3 – Adjustment forstranslational misalighment/7bd5d6f6-dab6-4bcb-9e04-	8
Figure 4 – Final alignment of vertical interconnects between the adjacent layers of dies	۵
Figure $A = Canacitive coupling between two misaligned wires with different widths$	10
Figure A.2 – Deletive coupling between two misaligned wires with different widths	10
Figure A.2 – Nelative capacitance with misalign and metal width	1 1
Figure A.3 – Multiple narrow wires	11
Figure A.4 – 2-D alignment key in (top) mesh type and (bottom) conjugate X- and Y- direction detectors	11
Figure A.5 – S <sub>12</sub> roll-off with misalignment ( <i>M</i> ) for at $H = 10 \ \mu m$ , ratio = 0,1, $f = 0,01$ GHz, and $T = 0,5 \ \mu m$ .	12
Figure A.6 – Alignment keys for inductive coupling alignment detector when the electricity in the upper die is (left) available and (right) unavailable	13
Figure A.7 – Alignment measurement keys of (top) aligned and (below) misaligned	10
stacking	13
Table A.1 – Alignment key dimensions	12

### INTERNATIONAL ELECTROTECHNICAL COMMISSION

## INTEGRATED CIRCUITS – THREE DIMENSIONAL INTEGRATED CIRCUITS –

#### Part 2: Alignment of stacked dies having fine pitch interconnect

#### FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user. (Standards.iten.al)
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter. https://standards.iteh.ai/catalog/standards/sist/7bd5d6f6-dab6-4bcb-9e04-
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 63011-2 has been prepared by subcommittee 47A: Integrated circuits, of IEC technical committee 47: Semiconductor devices.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
47A/1061/FDIS	47A/1065/RVD

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 63011 series, published under the general title *Integrated circuits* – *Three dimensional integrated circuits*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

## iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>IEC 63011-2:2018</u> https://standards.iteh.ai/catalog/standards/sist/7bd5d6f6-dab6-4bcb-9e04-4da18d78f9e4/iec-63011-2-2018 IEC 63011-2:2018 © IEC 2018

#### INTRODUCTION

Three-dimensional (3-D) integration of integrated circuits using through-silicon via (TSV) technology is an innovative solution to simultaneously achieve a greater performance, an improved versatility and a higher density of integrated circuits without miniaturization of feature sizes on a die. Die alignment during the die bonding is the key enabler of the fine pitch 3-D wiring between vertically stacked dies for proper physical contact. Maintenance of the alignment during the bonding process and afterward is as important as the precise overlap prior to die bonding. This standard describes a method of initial alignment and maintenance of alignment throughout the die bonding process that can be involved with mechanical shaking. The initial alignment is performed using the optical means. During the maintenance period, however, relative amount of the misalignment is converted to an electrical signal for on-the-fly alignment monitoring without the visual image.

## iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>IEC 63011-2:2018</u> https://standards.iteh.ai/catalog/standards/sist/7bd5d6f6-dab6-4bcb-9e04-4da18d78f9e4/iec-63011-2-2018

## INTEGRATED CIRCUITS – THREE DIMENSIONAL INTEGRATED CIRCUITS –

## Part 2: Alignment of stacked dies having fine pitch interconnect

## 1 Scope

This part of IEC 63011 provides specifications of initial alignment and alignment maintenance between multiple stacked integrated circuits during the die bonding process. These specifications define the alignment keys and operating procedures of the keys. These specifications apply only if electrical coupling method of die-to-die alignment is used in the die stacking.

## 2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 63011-1, Integrated circuits - Three dimensional Integrated Circuits - Part 1: Terminology (standards.iteh.ai)

IEC 63011-2:2018

### 3 Terms and definitions

https://standards.iteh.ai/catalog/standards/sist/7bd5d6f6-dab6-4bcb-9e04-

For the purposes of this document, the terms and definitions given in IEC 63011-1 apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at http://www.iso.org/obp

### 3.1

#### die bonding

assembly step to adhere physically or chemically a die to another

#### 3.2

**bonder** apparatus performing die bonding

### 3.3

### signal generator

apparatus generating electrical signals

#### 3.4

### alignment key

apparatus to monitor or adjust the alignment of the overlaid dies

**3.5 aligner** apparatus to perform the alignment of the overlaid dies

### 4 Die alignment during three dimensional integration

#### 4.1 Alignment during stacking

Once the upper die covers the bottom one, the patterns including align key on the bottom die are not seen any longer. Therefore, the image of the bottom die is stored in the memory. As the upper die is moved above the bottom die, the patterns on the upper die are compared with the stored patterns to be precisely aligned. The procedure is illustrated in Figure 1. The crosspatters indicate alignment keys, and they are placed at the same location on every die. The alignment keys are also used as a positioning reference for all other patterns on the die. The position of patters on the upper die is compared with memorized images of the lower die because the pattern on the lower die is covered by the upper one and no longer seen by general alignment tools.



# Figure 1 – Procedure of alignment of dies during die stacking

# 4.2 Alignment maintenance during die bonding

After the upper die is placed on top of the bottom one, the bonding process is proceeded to give the permanent physical contact <u>on the bonder</u> as shown in Figure 2. The bonding process is involved with thermal and mechanical agitation to provide the adhesive contact between the TSV and micro bump. Physical agitation destroys the alignment. The image of the bottom die is not observed by optical microscope using visible light. Although the infrared light penetrates the solid to the limited depth, the resolution deteriorates drastically as the thickness of the top die increases. In addition, the metallic piece of die holder blocks images in the infrared microscope. Another alignment sensor is desired to monitor the deviation from the perfect alignment using the electrical signal. The misalign information is, then, fed back to the aligner to compensate the misalignment. The aligner shall be capable of recovering the translational misalignment along the two principle axes parallel to the die surface, and rotational misalignment perpendicular to the die surface. The signal generator provides the source signal to be supplied to the die through the transmitter. The receiver collects the transmitted signal that is distorted by the amount of misalignment as depicted by a curve in Figure 2 below.



Figure 2 - Misalignment sensing and compensation by aligner

In order to convert the physical misalignment to the electrical signal during the die bonding step, the alignment keys shall sense the alignment when they are not in contact. The electrical or magnetic coupling is an efficient medium of alignment information. Figure 3 illustrates a possible sexample of alignment key sdeploymentalin the stacked two dies. The intensity of the received signal becomes strong when active alignment keys are placed on the facing surfaces of the two stacked dies, i.e. bottom of the upper die and top of the lower die. Both transmitter and receiver are located on the bottom die and the upper die does not have any active device so that the upper die does not need to have electricity. The power is provided through the fixed bottom die and the top floated upper die provides passive bridges. Then, the upper die is free to move for alignment recovery and bonding. The signal is emitted by the alignment key connected to the transmitter on bottom die, and it is coupled by left part of the bridge on bottom surface of the upper die. The signal travels to the right half of the bridge and couples back to the transponder that is connected to the receiver on the top surface of the bottom die. The attenuation of the received signal from the transmitted one is determined by the distance and misalignment of align keys. If the upper die shakes constantly, the amount of attenuation tells which direction is for the perfect alignment. The bridge on the upper die is exposed to the ambient, but the transponder on bottom die is covered with thin dielectric film to avoid direct contact between the alignment keys and to maximize the received signal as well. Clauses A.1 and A.2 show an example of the shape of a typical sensor element and the strength of coupling to misalignment.



Figure 3 – Adjustment for translational misalignment

- 8 -

#### 4.3 Alignment measurement after die stacking

The alignment of the two dies may be disrupted by the mechanical or thermal agitation during the die bonding process. The typical cross-section view of the stacked dies with misalignment in the vertical interconnects is shown in Figure 4. After the upper die is completely bonded onto the lower die mechanically and electrically, the alignment is once again measured by an appropriate instrument. The quality of the final alignment of the three dimensional integrated circuits is delivered in the form of amount of misalignment. An example of a structure for detecting misalignment after bonding is shown in Annex A.3.



# Figure 4 – Final alignment of vertical interconnects between the adjacent layers of dies

## 5 Alignment procedure

#### 5.1 Initial die stacking

Place the bottom die and store the image of alignment key in the memory before the top die is brought above the bottom one. Then, compare the image of alignment key on the top die and that in the memory to make the initial alignment. The accuracy of the alignment shall be better than a half of spacing of alignment unit in the coupling alignment keys.

#### 5.2 Final alignment

## IEC 63011-2:2018

Turn on the electrical alignment key to track the alignment with electrical signal during the subsequent bonding process. Shake the upper die in X direction to get the best alignment along that direction using one of coupling alignment methods. And repeat the alignment check along Y direction. Rotate the upper die around the axis perpendicular to the die surface to compensate the rotational misalignment. Repeat translational and rotational alignment until the misalignment is small enough.

#### 5.3 Assessment of alignment

Whenever a layer of die is stacked, the quality of final alignment shall be measured using an appropriate method, e.g. resistance measurement as described in IEC 63011-3.

## Annex A

(informative)

## **Alignment examples**

## A.1 Alignment maintenance using capacitive coupling

Capacitive coupling between the two wires separated vertically by 'H', and misaligned horizontally by 'M' is modelled in Figure A.1. Two pairs of wires with different aspect ratio of the cross-section, W/T, are shown in Figure A.1 below.



The relative attenuation of capacitance by the misalignment is significant when wires are narrow as shown on the left in Figure A.2. However, the absolute intensity of capacitive coupling becomes strong when the wires are wide. It is described on the right in Figure A.2 below.