Designation: F 1809 - 02

Standard Guide for Selection and Use of Etching Solutions to Delineate Structural Defects in Silicon¹

This standard is issued under the fixed designation F 1809; the number immediately following the designation indicates the year of original adoption or, in the case of revision, the year of last revision. A number in parentheses indicates the year of last reapproval. A superscript epsilon (ϵ) indicates an editorial change since the last revision or reapproval.

1. Scope

1.1 This guide covers the formulation, selection, and use of chemical solutions developed to reveal structural defects in silicon wafers. Etching solutions identify crystal defects that adversely affect the circuit performance and yield of silicon devices. Sample preparation, temperature control, etching technique, and choice of etchant are all key factors in the successful use of an etching method. This guide provides information for several etching solution and allows the user to select according to the need. For further information see Appendix X1and Figs. 1-32 . For a test method for counting preferentially etched or decorated surface defects in silicon wafers see Test Method F 1810.

1.2 This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.

2. Referenced Documents

2.1 ASTM Standards:

D 5127 Guide for Ultra Pure Water Used in the Electronics and Semiconductor Industry² dog/standards/sist/6888

F 1725 Guide for Analysis of Crystallographic Perfection in Silicon Ingots³

F 1726 Guide for Analysis of Crystallographic Perfection in Silicon Wafers³


F 1727 Practice for Detection of Oxidation Induced Defects in Polished Silicon Wafers³

F 1810 Method for Counting Preferentially Etched or Decorated Surface Defects in Silicon Wafers³

2.2 SEMI Standards:

C18 Specification for Acetic Acid⁴

C28 Specifications and Guidelines for Hydrofluoric Acid⁴



Current edition approved Dec. 10, 2002. Published February 2003. Originally published as F 1809-97. Last previous edition F 1809-97.




FIG. 1 Secco Etch With Agitation, Oxidation Stacking Fault, 1000x, [100], (1100°C Steam, 80 minutes), ~4 µm removal.

C35 Specifications and Guidelines for Nitric Acid⁴

3. Significance and Use

- 3.1 Structural defects formed in the bulk of a silicon wafer during its growth or induced by electronic device processing can affect the performance of the circuitry fabricated on that wafer. These defects take the form of dislocations, slip, stacking faults, shallow pits, or precipitates.
- 3.2 The exposure of the various defects found on or in a silicon wafer is often the first critical step in evaluating wafer quality or initiating failure analysis of an errant device structure. Etching often accomplishes this task.




FIG. 2 Secco Etch With Agitation, Oxidation Stacking Fault, 400x, [100], (1100°C Steam, 80 minutes), ~4 µm removal.

² Annual Book of ASTM Standards, 11.01

³ Annual Book of ASTM Standards, Vol 10.05.

⁴ Available from Semiconductor Equipment and Materials International, 3081 Zanker Road, San Jose, CA 95134 (www.semi.org).




FIG. 3 Secco Etch Without Agitation, Flow Pattern Defect 200x, [100], \sim 8 μm removal.




FIG. 6 Secco Etch With Agitation, Scratch Induced Oxidation Stacking Faults, 100x, [100], (1100°C Steam, 80 minutes), \sim 15 μ m removal.




FIG. 4 Secco Etch With Agitation, Expitaxial Stacking Fault, 150x, [100], ~4 μm removal.



FIG. 7 Wright Etch With Agitation, Damaged Induced Oxidation Stacking Fault, 1000x, [100], (1100°C Steam, 80 minutes).



FIG. 5 Secco Etch With Agitation, Bulk Oxidation Stacking Fault, 200x, [100], (1100°C Steam, 80 minutes), $\sim\!15~\mu m$ removal.



FIG. 8 Wright Etch With Agitation, Bulk Oxidation Stacking Fault, 500x, [100], (1100°C Steam, 80 minutes).

4. Interferences

- 4.1 Complicating factors are different for each etchant. Research the choice of etchants in advance to ensure the method and solution are compatible with the sample and objectives. Commonly encountered problems are:
- 4.1.1 Inadvertent etching through the denuded zone of an oxidized sample delineates irrelevant bulk defects instead of the surface oxidation induced stacking faults (OISF) expected.
- 4.1.2 Accelerated etching and etching artifacts can result from excessive solution heating during the etching process.
- 4.1.3 Insufficient agitation, bubble formation or particles in the etching solution can generate artifacts on the silicon surface that mimic actual defects. Insufficient agitation can alter the etching rate, increasing or decreasing it depending upon the formulation.
- 4.1.4 Any solution in which the oxidation rate is greater than the oxide dissolution rate may form oxide layers that slow or even quench the etching process. The presence of these




FIG. 9 Wright Etch With Agitation, Scratch Induced Oxidation Stacking Faults, 500x, Boron Doped [100], (1100°C Steam, 80 minutes).




FIG. 12 Wright Etch With Agitation, Oxidation Induced Stacking Faults, 500x, [111], (1100°C Steam, 80 minutes).




FIG. 10 Wright Etch With Agitation, Scratch Induced Oxidation Stacking Fault, 500x, Antimony Doped, [100], (1100°C Steam, 80 minutes).





FIG. 13 Wright Etch With Agitation, Slip Dislocations, 500x, [111].



FIG. 11 Wright Etch With Agitation, Oxidation Stacking Fault, 500x, Low Resistivity Boron Doped, [100], (1100°C Steam, 80 minutes).



oxide layers (especially for N+ and P+ material) obstructs the interpretation of etched defects. Before evaluation, remove any surface oxides.

5. Apparatus

4.1.5 The wafer surface becomes rougher with longer etch time. This rougher surface does not prevent evaluation under the microscope, but it greatly reduces the effectiveness of visual inspection under bright light.

5.1 No standard apparatus or facility satisfies the universal needs for the various etching solutions. Systems range from a simple beaker to large etching tanks complete with nitrogen bubblers, temperature control and nitrous oxide and hydrofluoric acid (HF) scrubbers.

4.1.6 Etching solutions can generate false pits that are not associated with defects.




FIG. 15 Wright Etch With Agitation, Shallow Pits (Haze), 500x, Boron Doped [100], (1100°C Steam, 80 minutes).




FIG. 18 Copper-3 Etch With Agitation, Shallow Pits (Haze), 500x, p type, 10 ohm-cm, [111], (1100°C Steam, 80 minutes), 2 μm removal





FIG. 16 Wright Etch, Etching Stain-Artifact, 200x, Boron Doped.



FIG. 19 Copper-3 Etch Without Agitation, Oxidation Stacking Fault, 1000x, p type, 10 ohm-cm, [111], (1100°C Steam, 80 minutes), 1 μm removal.



FIG. 17 Copper-3 Etch With Agitation, Oxidation Stacking Fault, 500x, p type, 10 ohm-cm, [100] (1100°C Steam, 80 minutes), 2 μm removal.



5.1.2 Maintain proper environmental controls. Make provisions to dispose of nitrous oxides, HF fumes, and any solid wastes evolved whatever system is chosen. Chromium and

each 1 000 cm² of sample surface area.



FIG. 20 Copper-3 Etch Without Agitation, Oxidation Stacking Fault, 1000x, p type, 10 ohm-cm, [100], (1100°C Steam, 80 minutes), 1 μm removal.

copper-based etching solutions produce solid waste and gaseous byproducts. Chromium-free etching solutions produce no measurable solid waste but do generate nitrous oxides and HF fumes.

6. Reagents and Materials

6.1 Purity of Reagents—All chemicals for which such specifications exist shall conform to the assay and impurity