



**Designation: F 1771 – 97 (Reapproved 2002)**

## **Standard Test Method for Evaluating Gate Oxide Integrity by Voltage Ramp Technique<sup>1</sup>**

This standard is issued under the fixed designation F 1771; the number immediately following the designation indicates the year of original adoption or, in the case of revision, the year of last revision. A number in parentheses indicates the year of last reapproval. A superscript epsilon ( $\epsilon$ ) indicates an editorial change since the last revision or reapproval.

### **1. Scope**

1.1 The techniques outlined in this standard are for the purpose of standardizing the procedure of measurement, analysis, and reporting of oxide integrity data between interested parties. This test method makes no representation regarding actual device failure rates or acceptance/rejection criteria. While some suggestions for data analysis are included in later sections of this test method, interpretation of results is beyond the scope of this standard. Any such interpretations should be agreed upon between interested parties prior to testing. For example, a variety of failure criteria are included to permit separation of so-called intrinsic and extrinsic oxide failures.

1.2 This test method covers the procedure for gaging the electrical strength of silicon dioxide thin films with thicknesses ranging from approximately 3 nm to 50 nm. In the analysis of films of 4 nm or less, the impact of direct tunneling on the current-voltage characteristics, and hence the specified failure criteria defined in 5.4, must be taken into account. Since oxide integrity strongly depends on wafer defects, contamination, cleanliness, as well as processing, the users of this test method are expected to include wafer manufacturers and device manufacturers.

1.3 This test method is not structure specific, but notes regarding options for different structures may be found in the appendix. The three most likely structures are simple planar metal-oxide semiconductor (MOS-capacitors) (fabricated or mercury probe), various isolation structures (for example, local oxidation of silicon (LOCOS)), and field effect transistors. This test method assumes that a low resistance ohmic contact is made to the backside of each wafer in each case. For a more detailed discussion of the design and evaluation of test structures for this test method, the reader is referred to the EIA/JEDEC Standard 35-1.<sup>2</sup>

1.4 Failure criteria specified in this test method include both the fixed current limit (soft) and destructive (hard) types. In the past, use of a fixed current limit of 1  $\mu$ A or more virtually

ensured measurement of hard failure, as the thicker, more heavily contaminated oxides of those days typically failed catastrophically as soon as measurable currents were passed. The cleaner processing of thinner oxides now means that oxides will sustain relatively large currents with little or no evidence of failure. While use of fixed current limit testing may still be of value for assessing uniformity issues, it is widely felt that failure to continue oxide breakdown testing to the point of catastrophic oxide failure may mask the presence of defect tails, which are of critical importance in assessing long-term oxide reliability. For this reason, this test method makes provision for use of fixed limit failure criteria if desired and agreed upon by the parties to the testing, but specifies that testing be continued until hard failure is sensed.

1.5 This test method specifically does not include measurement of a charge-to-breakdown ( $Q_{bd}$ ) parameter. Industry experience with this parameter measured in a ramp-to-failure test such as this indicates that  $Q_{bd}$  values so obtained may be unreliable indicators of oxide quality. This is because a large fraction of the value determined is collected in the last steps of the test, and the result is subject to large deviations.  $Q_{bd}$  should be measured in a constant current or bounded current ramp test.

1.6 This test method is applicable to both *n*-type and *p*-type wafers, polished or having an epitaxial layer. In wafers with epitaxial layers, the conductivity type of the layer should be the same as that of the bulk wafer. While not excluding depletion polarity, it is preferred that measurement polarity should be in accumulation to void the complication of a voltage drop across the depletion layer.

1.7 While this test method is primarily intended for use in characterizing the SiO<sub>2</sub>-silicon systems as stated above, it may be applied in general terms to the measurement of other metal-insulator-semiconductor structures if appropriate consideration of the characteristics of the other materials is made.

1.8 Measurement conditions specified in this test method are conservative, intended for thorough analysis of high quality oxide-silicon systems, and to provide a regime in which new users may safely begin testing without encountering undue experimental artifacts. It is recognized that some experienced users may be working in applications where less precise data is required and a more rapid test is desirable. An example of this situation is the evaluation of silicon wafer quality, where a staircase voltage step providing 0.5 MV/cm oxide field

<sup>1</sup> This test method is under the jurisdiction of ASTM Committee F01 on Electronics and is the direct responsibility of Subcommittee F01.06 on Silicon Materials and Process Control.

Current edition approved Feb. 10, 1997. Published August 1997.

<sup>2</sup> Available from Electronic Industries Assoc., Washington, DC.

strength resolution and a voltage step duration of 0.2 s has been used. Such test conditions may be specified when agreed upon as adequate by all participants to the testing. Because the dependence of measured parameters upon test conditions may increase as these conditions depart from those specified in this test method, it is important that all parties to these tests use the same set of test conditions, so that their results will be comparable.

1.9 *This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.*

## 2. Referenced Documents

### 2.1 EIA/JEDEC Standards:

Standard 35, Procedure for the Wafer-Level Testing of Thin Dielectrics<sup>2</sup>

Standard 35-1, General Guidelines for Designing Test Structures for the Wafer-Level Testing of Thin Dielectrics<sup>2</sup>

Standard 35-2, Test Criteria for the Wafer-Level Testing of Thin Dielectrics<sup>2</sup>

## 3. Terminology

### 3.1 Definitions:

3.1.1 *hard failure*—destructive failure of an MOS capacitor associated with rupture of the oxide film.

3.1.1.1 *Discussion*—This is sensed by an abrupt, irreversible change in the current-voltage characteristics of the capacitor. In this test method, hard failure is determined by a relatively large change in dc conduction level between voltage steps, or as a change in the logarithmic slope of the current density-voltage characteristic. Hard failure conditions for this test method are defined in 5.4.

3.1.2 *soft failure*—failure of an MOS capacitor sensed by its passage of an electrical current equal to or greater than a predetermined value.

3.1.2.1 *Discussion*—This type of failure may be either destructive or nondestructive, as in the case of Fowler-Nordheim or direct tunneling currents.

3.1.3 *failure modes A, B, and C*—in the reporting of hard and soft breakdown failure results, data is sometimes summarized in terms of ranges of oxide field strength in which the breakdown occurred. One set of categories widely used<sup>3,4</sup> is as follows:

A mode failure:	$V_{bd} \Rightarrow E_{ox} < 1 \text{ MV/cm}$
B mode failure:	$V_{bd} \Rightarrow E_{ox} < 1 \text{ MV/cm}, \leq 8 \text{ mV/cm}$
C mode failure:	$V_{bd} \Rightarrow E_{ox} < 8 \text{ MV/cm}$

3.1.3.1 *Discussion*—These categories have traditionally been used for oxides thicker than about 20 nm. For thinner films, care must be taken in their use and in proper derivation of the oxide field strengths as described in 10.2.

## 4. Summary of Test Method

4.1 *Overview*—This is a voltage ramp test. It is most useful in determining changes in a given process. It is intended to be applied to arrays of similar capacitors on a silicon wafer or group of wafers representing a process condition specified by the user. Following an optional pretest of capacitor leakage, the voltage applied to the capacitor under test is increased linearly with time at a specified rate, with measurements of current made at intervals that must correspond to oxide electric field changes less than a maximum specified value. The voltage ramp continues until hard failure (destructive breakdown), as defined by one of several specified failure criteria, is sensed. During the measurement cycle, soft failures corresponding to predetermined current levels are sensed and stored. At the end of the measurement of this unit, hard and soft failure conditions are stored for that unit, along with the appropriate hard failure criterion. After hard failure is detected or when the upper voltage limit of the test is reached, a post-test is performed to evaluate hard failure by sensing current at a low voltage. The test cycle is then repeated for the next capacitor in the array, and this is continued until all units in the specified group have been tested. When testing is complete, calculations and categorizing of data is done as described in Sections 10, 11, and a report of the results is generated.

4.2 *Voltage Ramp*—While this test can, and might best be done using a true linear voltage ramp, constraints of the automated test equipment most often used in its performance lead to widespread use of a staircase of voltage steps to simulate the ramp. The ramp rate is specified in terms of the rate of increase of the oxide electric field,  $1.0 \pm 0.1 \text{ mV/cm/s}$ . Other ramp rates may be used if it can be shown that it does not affect the results, or if it is agreed upon by all parties to the test. For oxides thicker than about 20 nm, the oxide electric field has been commonly estimated by dividing the applied voltage by the oxide thickness, but for thinner films, significant errors may be introduced by ignoring the effects of non-zero flat band voltage of the MOS capacitor and voltages developed across the silicon substrate (and the gate electrode as well, if it is polysilicon) due to band bending and series resistance. One approach to estimation of the relationship between sample parameters and oxide field strength is found in 10.2.

4.3 *Current Sampling*—In order to provide adequate breakdown field strength resolution, it is specified that current readings be taken after a maximum electric field change of 0.1 MV/cm. Taken together with the specified voltage ramp rate, this leads to a maximum time between current readings of 100 ms. In the case in which the test is done using a voltage staircase, this implies use of a 100-ms voltage step duration, with one current reading taken at each step.

4.4 *Failure Criteria*—As previously mentioned, both “hard” and “soft” failure criteria are provided for in this test methods (see Section 3 on Terminology). Techniques for detection of hard oxide failure for thin dielectrics may require high resolution, low noise current-voltage data. For this reason, hard failure criteria are defined in two measurement regimes, one below and one above a threshold current level where noise is reduced. This current level is commonly in the range 1 nA to

<sup>3</sup> Yamabe, K., Ozawa, Y., Nadahara, S., and Imai, K., “Thermally Grown Silicon Dioxide with High Reliability,” in “Semiconductor Silicon 1990”, Proceedings of the 1990 Spring Meeting of The Electrochemical Society, p. 349.

<sup>4</sup> Yamabe, K., Taniguchi, K., and Matsushita, Y., “Thickness Dependence of Dielectric Breakdown Failure of Thermal SiO<sub>2</sub> Films,” *Reliability Physics—21st Annual Proceedings*, 1983, p. 184.

0.1  $\mu\text{A}$  for most test systems. Hard failure criteria below the noise threshold level are defined as follows:

4.4.1 *Current greater than or equal to 0.98 times the compliance limit of the current score:* This condition signals total collapse of the capacitor.

4.4.2 *Current change by a factor of 1000 in a single voltage step:* Units with gross defects failing at low voltages where currents are below the noise threshold commonly fail with very large increases in current.

4.4.3 *Consecutive current increases by a factor of 10 in each of two voltage steps:* Test capacitors that are initially highly conductive, as from a pinhole, often do not display destructive breakdown, but rather show steeply rising diodic leakage currents. This failure criterion is designed to identify these defective units at low voltage. Above the noise threshold current level, the two criteria above remain in force, and two others are added, as follows:

4.4.4 *Current change by a factor of 10 in a single step:* In the Fowler-Nordheim regime, current changes are much less than this value for the small increment in oxide field associated with a single voltage step.

4.4.5 *Change in the logarithmic slope of the J-V curve by a factor of 3:* This criterion becomes of increasingly great value for oxide films thinner than 10 nm, where destructive breakdown is often accompanied by very small changes in current, because of the very low resistance of these oxides at very high fields (see EIA/JEDEC 35-2). Calculation of this parameter is described in 10.4. Another parameter associated with hard failure is specified as follows:

4.4.6 *Hard failure current density:* This parameter is defined as the value of the current at the last measurement point prior to detection of hard failure, divided by the area of the capacitor.

4.4.6.1 As defined in Section 3, “soft” failures are associated with the passage of a predetermined current through the capacitor under test. This type of criterion has been traditionally used, since in the past, passage of any measurable current through an oxide was normally associated with hard failure. More recently, where oxides have commonly been capable of sustaining Fowler-Nordheim tunneling conduction, use of such a criterion yields results indicative of the uniformity of the samples being tested. As such, soft failure criteria may be agreed upon between users of this test method in order to meet individual needs of the testing. For examples of commonly used criteria see 4.4.7, 4.4.8 and 4.4.9.

4.4.7 *Vcrit:* The voltage associated with the noise threshold current level.

4.4.8 *Vsoft fail = V at J = 100 mA/cm<sup>2</sup>:* For many oxides, this current level is close to hard failure, but avoids the dispersion associated with high resistance voltage drops at high breakdown currents.

4.4.9 *Vsoft fail = V at I = 1.5  $\mu\text{A}$ :* This criterion is widely used in Japan.<sup>3</sup> Other values of current or current density may be used as soft failure criteria by agreement of the parties to the test.

## 5. Significance and Use

5.1 The technique outlined in this test method is meant to standardize the procedure, analysis and reporting of oxide

integrity data via the voltage ramp technique among interested parties. However, since the values obtained cannot be entirely divorced from the process of fabricating the test structure, suitable correlations should be performed based on process needs and structure selection. This correlation should include sample size as well as device geometry.

5.2 Measurement of the electrical integrity of oxides grown on silicon wafers may also be used in-house as a means of monitoring the quality of furnaces and other processing steps as well as judging the impact of changing some processing steps.

5.3 Selection of various edge and area intensive structures is crucial for isolating the nature of the defects. Techniques for using such structures to isolate the nature of detected defects is beyond the scope of this test method.

5.4 The actual results will be somewhat dependent on the choice of gate electrode. Polysilicon gates have the advantage of being identical to finished product in many instances. Even for polysilicon gates, exact results will depend upon values chosen for polysilicon thickness, doping, and sheet resistance.

## 6. Interferences


6.1 Since this is a dc measurement, care must be taken to make sure that the wafer has a low resistance ohmic return contact. This is preferably done with a metallized contact to the back side of the wafer under test. In cases where testing must be done on capacitors in diffused wells of conductivity type opposite to the substrate, top side contacts carefully designed to provide uniform, low resistance to all parts of the test capacitor should be used. A discussion of these design criteria is given in Standard 35-1.<sup>2</sup>

6.2 It is strongly suggested that testing be done with a voltage polarity that will accumulate the silicon surface underlying the oxide; positive voltages for *n*-type substrates and negative voltages for *p*-type substrates. If this is not done, a topside contact to a diffused region of opposite conductivity type surrounding the capacitor (a gated diode or transistor) should be used to minimize the problem of uncontrolled voltage drops across the inversion layer during testing. This is an absolute requirement for testing *p*-type substrate capacitors under positive bias, where sufficient electrons to support conduction and breakdown will not be available without the *n*-type region.

6.3 Evaluation and control of electrical noise in the current-voltage data taken as part of this test method is crucial to the proper identification of the failure criteria, particularly the  $\ln J$ - $V$  slope change criterion defined in 9.9.4. Approaches for minimizing electrical noise in the measurements are suggested in Section 7 on Apparatus, and an approach for noise evaluation is given in 10.3.

6.4 Control of the voltage step time may be difficult when using automated electrometers in a voltage staircase regime. While the required 100-ms step time may be set using a delay in the measurement loop, an additional, uncontrolled delay may be incurred due to autoranging of the electrometer. The effect is most pronounced for very low currents, where the measured value is several orders of magnitude below the minimum range set by the electrometer software. An example of this effect is discussed in 10.3.



 **F 1771 – 97 (2002)**

6.5 The method of probing the device may affect the results. Examples of possible variables are probe pressure and use of a contact pad versus direct contact to the gate.

6.6 Use of gate electrode material other than polysilicon may mask differences in materials and make the material look worse than it might otherwise appear if polysilicon gates are used. This is because the process of forming a gate electrode on an oxide sample may affect the integrity of that oxide either for better or for worse. Sputtering or radiation damage accompanying metal gate deposition may degrade oxide integrity, while the high temperature annealing and gettering associated with polysilicon deposition and doping may improve oxide quality. On the other hand, stress arising from crystal formation in the polysilicon, or impurity diffusion along polysilicon grain boundaries may degrade oxide integrity. Changes of gate-substrate work function difference may also affect the breakdown and wearout mechanisms in the oxide. Therefore, potential effects of gate electrode material choice on test results must not be neglected.

6.7 The actual values obtained will depend somewhat on the processing involved in fabricating the test structure. Care must be taken to ensure a consistent processing.

6.8 Wafer temperature during testing should be clearly defined. While oxide breakdown voltages are not strongly temperature-dependent, the oxide wearout mechanism is temperature-sensitive, and large temperature variations might have an impact on results.

6.9 **Warning**—Since the voltage and currents involved are potentially dangerous, appropriate means of preventing the operator from coming into contact with the probe tip or other charged surfaces should be in place before testing.

6.10 When testing very thin oxides, those 10 nm or less in thickness, special care must be taken to account for effects arising from the very high specific capacitance of these films. These may include voltage drops across the polysilicon gate electrode and the silicon substrate, and high conduction due to direct tunneling.

6.11 When using a mercury probe for measurements of this type, care must be taken in the preparation and control of the oxide surface. Adsorbed organic contaminant films may affect the electric field distribution in the oxide. Such films may sometimes be removed with hot SC-1 cleaning solution; a mixture of  $\text{NH}_4\text{OH}-\text{H}_2\text{O}_2-\text{H}_2\text{O}$ . Use of a dry nitrogen purge of the probing ambient is also recommended to minimize surface contamination effects.

## 7. Apparatus

NOTE 1—The test methodology is independent of equipment configuration. However, the use of computer controlled probing equipment is essential as the measurement speed precludes manual data gathering. What is included here should be considered a minimum.

7.1 *Voltage Source and Sink* should be used that is capable of delivering/receiving between 0 and  $\pm 100$  V in the form of an effective ramp rate of  $1.0 \pm 0.1$  MV/cm<sup>2</sup>/s<sup>-1</sup> either automatically or under computer control. If use of other ramp rates is mutually agreed upon as mentioned in 5.2, it must be established that hardware is available to perform the measurement adequately. This voltage source/sink may consist of two source-measurement units (SMU's) with a common ground, or

just a single SMU with a dedicated sink. The voltage source should be capable of sourcing at least 100 mA of current.

7.2 *Shielded Triaxial Cables*, involving guarding will minimize the noise when measuring low current values.

7.3 *Wafer Chuck*, electrically isolated from its case/probe platen. While the chuck may be connected to the reference voltage (zero, not ground), lower electrical noise may be obtained by connecting the voltage ramp source to the chuck and measuring the current through the probe connection.

7.4 *Hard Needle-Type Probe*, (such as tungsten carbide) is needed to contact the gate electrode. This may be a single probe or a probe card.

NOTE 2—This only applies to fabricated gates; such probes are not used when using a mercury probe contact to the oxide.

## 8. Sampling

8.1 Sampling is the responsibility of the user of this test method. However, if testing is done as part of a comparison or correlation, sampling should be agreed upon in advance by all participants.

NOTE 3—Refer to the appendix of JEDEC Standard No. 35<sup>2</sup> for a good discussion of sampling plan statistics.

## 9. Procedure

9.1 Before the measurement, record the following information for each sample: sample identity, date, time, operator, instrument station identity (if any), average oxide thickness, gate area in square centimetres, gate material, oxide type (example thermal versus deposited), structure type, conductivity type (*n* or *p*), bias mode (accumulation or depletion), test temperature.

9.2 Establish the test parameters relevant to the test system and the sample. These include the voltage ramp rate, computed as shown in 10.2, the noise threshold level, and in some instances the  $\ln J-V$  slope ratio for the hard failure criterion in 9.9.5. Determination of these latter two parameters is illustrated in 10.3.

9.3 Set the applied voltage to zero volts.

9.4 Recognizing that some information on extrinsic defects may be lost, perform a pretest as follows. If it is desired not to lose the information on extrinsic defects, proceed to 9.5.

9.4.1 Bias the gate into accumulation at the voltage of use. If the measured current exceeds a value equivalent to  $1.0 \times 10^{-5}$  A/cm<sup>2</sup> (or a current value of 10 nA if the device area is at or below  $10^{-3}$  cm<sup>2</sup>), record this device as a Category 0 failure and proceed to 9.11.

9.5 From the starting bias condition (zero if no pretest was done, or the voltage of use if a pretest was used) record voltage and current.

9.6 Begin increasing the voltage bias at a rate equivalent to an electric field increment of  $1.0 \pm 0.1$  MV·cm<sup>-1</sup>·s<sup>-1</sup>.

9.7 Record current-voltage data at an interval no more than 0.1 s between readings, or at least once near the end of each voltage step.

9.8 After each current reading, test to see if any of the soft failure criteria have been met. If so, store the appropriate value.

9.9 After each current reading, check to see if one of the hard failure criteria (as defined in 5.4) has been reached.