INTERNATIONAL STANDARD

ISO/IEC 18372

First edition
2004-12

Information technology –

RapidIO™ interconnect specification

iTeh STANDARD PREVIEW
(standards.iteh.ai)

ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Reference number
ISO/IEC 18372:2004(E)

iTeh STANDARD PREVIEW
(standards.iteh.ai)

ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

INTERNATIONAL STANDARD

ISO/IEC 18372

First edition
2004-12

Information technology –

RapidIO™ interconnect specification

iTeh STANDARD PREVIEW
(standards.iteh.ai)

ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

© ISO/IEC 2004

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland

PRICE CODE XJ

For price, see current catalogue

iTeh STANDARD PREVIEW
(standards.iteh.ai)

ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contents

Foreword 27
Introduction 28
Summary 33
Introduction 33

I Partition I - Input/Output Logical Specification 38
I.1 Overview 38
I.2 Contents 38
I.3 Normative References 38

1 Chapter 1 - System Models 38
1.1 Processing Element Models 38
1.1.1 Processor-Memory Processing Element Model 39
1.1.2 Integrated Processor-Memory Processing Element Model 39
1.1.3 Memory-Only Processing Element Model 40
1.1.4 Processor-Only Processing Element 40
1.1.5 I/O Processing Element 40
1.1.6 Switch Processing Element 41
1.2 System Issues 41
1.2.1 Operation Ordering 41
1.2.2 Transaction Delivery 42
1.2.3 Deadlock Considerations 43

2 Chapter 2 - Operation Descriptions 43
2.1 I/O Operations Cross Reference 44
2.2 I/O Operations 44
2.2.1 Read Operations 45
2.2.2 Write and Streaming-Write Operations 45
2.2.3 Write-With-Response Operations 45
2.2.4 Atomic (Read-Modify-Write) Operations 46
2.3 System Operations 46
2.3.1 Maintenance Operations 46
2.4 Endian, Byte Ordering, and Alignment 46

3 Chapter 3 - Packet Format Descriptions 48
3.1 Request Packet Formats 48
3.1.1 Addressing and Alignment 48
3.1.2 Field Definitions for All Request Packet Formats 48
3.1.3 Type 0 Packet Format (Implementation-Defined) 51
3.1.4 Type 1 Packet Format (Reserved) 51
3.1.5 Type 2 Packet Format (Request Class) 51
3.1.6 Type 3–4 Packet Formats (Reserved) 52
3.1.7 Type 5 Packet Format (Write Class) 52
3.1.8 Type 6 Packet Format (Streaming-Write Class) 53
3.1.9 Type 7 Packet Format (Reserved) 53
3.1.10 Type 8 Packet Format (Maintenance Class) 53
3.1.11 Type 9–11 Packet Formats (Reserved) 55

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contentss

3.2 Response Packet Formats . . . 55
3.2.1 Field Definitions for All Response Packet Formats . . . 56
3.2.2 Type 12 Packet Format (Reserved) . . . 56
3.2.3 Type 13 Packet Format (Response Class) . . . 56
3.2.4 Type 14 Packet Format (Reserved) . . . 56

4 Chapter 4 - Input/Output Registers . . . 57
4.1 Register Summary . . . 57
4.2 Reserved Register and Bit Behavior . . . 57
4.3 Extended Features Data Structure . . . 58
4.4 Capability Registers (CARs) . . . 59
4.4.1 Device Identity CAR (Offset 0x0 Word 0) . . . 59
4.4.2 Device Information CAR (Offset 0x0 Word 1) . . . 59
4.4.3 Assembly Identity CAR (Offset 0x8 Word 0) . . . 59
4.4.4 Assembly Information CAR (Offset 0x8 Word 1) . . . 60
4.4.5 Processing Element Features CAR (Offset 0x10 Word 0) . . . 60
4.4.6 Switch Port Information CAR (Offset 0x10 Word 1) . . . 61
4.4.7 Source Operations CAR (Offset 0x18 Word 0) . . . 61
4.4.8 Destination Operations CAR (Offset 0x18 Word 1) . . . 61
4.5 Command and Status Registers (CSRs) . . . 62
4.5.1 Write Port CSR (Offset 0x40 Word 1) . . . 62
4.5.2 Processing Element Logical Layer Control CSR (Offset 0x48 Word 1) . . . 63
4.5.3 Local Configuration Space Base Address 0 CSR (Offset 0x58 Word 0) . . . 63
4.5.4 Local Configuration Space Base Address 1 CSR (Offset 0x58 Word 1) . . . 64

II Partition II - Message Passing Logical Specification . . . 66
II.1 Overview . . . 66
II.2 Contents . . . 66

1 Chapter 1 - System Models . . . 66
1.1 Processing Element Models . . . 66
1.1.1 Processor-Memory Processing Element Model . . . 67
1.1.2 Integrated Processor-Memory Processing Element Model . . . 67
1.1.3 Memory-Only Processing Element Model . . . 68
1.1.4 Processor-Only Processing Element . . . 68
1.1.5 I/O Processing Element . . . 68
1.1.6 Switch Processing Element . . . 69
1.2 Message Passing System Model . . . 69
1.2.1 Data Message Operations . . . 69
1.2.2 Doorbell Message Operations . . . 70
1.3 System Issues . . . 70
1.3.1 Operation Ordering . . . 70
1.3.2 Transaction Delivery . . . 70
1.3.3 Deadlock Considerations . . . 71

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/3f0170a8-0d94-4061-ae33-a45a5012ec6/iso-iec-18372-2004

Table of Contents

2 Chapter 2 - Operation Descriptions . . . 71
2.1 Message Passing Operations Cross Reference . . . 72
2.2 Message Passing Operations . . . 72
2.2.1 Doorbell Operations . . . 72
2.2.2 Data Message Operations . . . 72
2.3 Endian, Byte Ordering, and Alignment . . . 73

3 Chapter 3 - Packet Format Descriptions . . . 74
3.1 Request Packet Formats . . . 74
3.1.1 Field Definitions for All Request Packet Formats . . . 74
3.1.2 Type 0 Packet Format (Implementation-Defined) . . . 75
3.1.3 Type 1–9 Packet Formats (Reserved) . . . 75
3.1.4 Type 10 Packet Formats (Doorbell Class) . . . 75
3.1.5 Type 11 Packet Format (Message Class) . . . 75
3.2 Response Packet Formats . . . 76
3.2.1 Field Definitions for All Response Packet Formats . . . 77
3.2.2 Type 12 Packet Format (Reserved) . . . 77
3.2.3 Type 13 Packet Format (Response Class) . . . 77
3.2.4 Type 14 Packet Format (Reserved) . . . 78
3.2.5 Type 15 Packet Format (Implementation-Defined) . . . 78

4 Chapter 4 - Message Passing Registers . . . 78
4.1 Register Summary . . . 78
4.2 Reserved Register and Bit Behavior . . . 79
4.3 Capability Registers (CARs) . . . 80
4.3.1 Processing Element Features CAR (Offset 0x10 Word 0) . . . 80
4.3.2 Source Operations CAR (Offset 0x18 Word 0) . . . 80
4.3.3 Destination Operations CAR (Offset 0x18 Word 1) . . . 81
4.4 Command and Status Registers (CSRs) . . . 81
4.4.1 Mailbox CSR (Offset 0x40 Word 0) . . . 81
4.4.2 Doorbell CSR (Offset 0x40 Word 1) . . . 83
Annex A (informative) Interface Management . . . 84
A.1 Link Initialization and Maintenance Mechanism . . . 84
A.1.1 Input port training state machine . . . 84
A.1.2 Output port training state machine . . . 86
A.2 Packet Retry Mechanism . . . 89
A.2.1 Input port retry recovery state machine . . . 89
A.2.2 Output port retry recovery state machine . . . 90
A.3 Error Recovery . . . 92
A.3.1 Input port error recovery state machine . . . 92
A.3.2 Output port error recovery state machine . . . 94

III Partition III - Common Transport Specification . . . 98
III.1 Overview . . . 98
III.2 Contents . . . 98

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contentss

1 Chapter 1 - Transport Format Description . . . 98
1.1 System Topology . . . 98
1.1.1 Switch-Based Systems . . . 98
1.1.2 Ring-Based Systems . . . 99
1.2 System Packet Routing . . . 99
1.3 Field Alignment and Definition . . . 100
1.3.1 Routing Maintenance Packets . . . 100

2 Chapter 2 - Common Transport Registers . . . 101
2.1 Register Summary . . . 101
2.2 Reserved Register and Bit Behavior . . . 102
2.3 Capability Registers (CARs) . . . 103
2.3.1 Processing Element Features CAR (Offset 0x10 Word 0) . . . 103
2.4 Command and Status Registers (CSRs) . . . 103
2.4.1 Base Device ID CSR (Offset 0x60 Word 0) . . . 103
2.4.2 Host Base Device ID Lock CSR (Offset 0x68 Word 0) . . . 103
2.4.3 Component Tag CSR (Offset 0x68 Word 1) . . . 104

IV Partition IV - Physical Layer 8/16 LP-LVDS Specification . . . 106
IV.1 Overview . . . 106
IV.2 Contents . . . 106

1 Chapter 1 - Physical Layer Protocol . . . 106
1.1 Packet Exchange Protocol . . . 106
1.1.1 Packet and Control Alignment . . . 107
1.1.2 Acknowledge Identification . . . 107
1.2 Field Placement and Definition . . . 108
1.2.1 Flow Control Fields Format . . . 108
1.2.2 Packet Priority and Transaction Request Flows . . . 109
1.2.3 Transaction and Packet Delivery . . . 110
1.2.4 Resource Allocation . . . 112
1.2.5 Flow Control Mode Negotiation . . . 117
1.3 Error Detection and Recovery . . . 117
1.3.1 Control Symbol Protection . . . 117
1.3.2 Packet Protection . . . 117
1.3.3 Lost Packet Detection . . . 118
1.3.4 Implementation Note: Transactional Boundaries . . . 118
1.3.5 Link Behavior Under Error . . . 119
1.3.6 CRC Operation . . . 120
1.3.7 CRC Code . . . 122
1.3.8 Maximum Packet Size . . . 123
1.4 Link Maintenance Protocol . . . 123
1.4.1 Command Descriptions . . . 123
1.4.2 Status Descriptions . . . 124

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/35b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contents

2 Chapter 2 - Packet and Control Symbol Transmission . . . 125
2.1 Packet Start and Control Symbol Delineation . . . 125
2.2 Packet Termination . . . 127
2.3 Packet Pacing . . . 128
2.4 Embedded Control Symbols . . . 129
2.5 Packet to Port Alignment . . . 129
2.6 System Maintenance . . . 133
2.6.1 Port and Link Initialization . . . 133
2.6.2 Multicast-Event . . . 136
2.7 Power Management . . . 136

3 Chapter 3 - Control Symbol Formats . . . 137
3.1 Acknowledgment Control Symbol Formats . . . 137
3.1.1 Packet-Accepted Control Symbol . . . 137
3.1.2 Packet-Retry Control Symbol . . . 137
3.1.3 Packet-Not-Accepted Control Symbol . . . 138
3.1.4 Canceling Packets . . . 139
3.2 Packet Control Symbol Formats . . . 139
3.3 Link Maintenance Control Symbol Formats . . . 140
3.4 Reserved Symbol Formats . . . 142
3.5 Control Symbol to Port Alignment . . . 142

4 Chapter 4 - 8/16 LP-LVDS Registers . . . 143
4.1 Generic End Point Devices . . . 143
4.1.1 Register Map . . . 144
4.1.2 Command and Status Registers (CSRs) . . . 145
4.2 Generic End Point Devices, software assisted error recovery option . . . 149
4.2.1 Register Map . . . 149
4.2.2 Command and Status Registers (CSRs) . . . 150
4.3 Generic End Point Free Devices . . . 155
4.3.1 Register Map . . . 155
4.3.2 Command and Status Registers (CSRs) . . . 155

5 Chapter 5 - System Clocking Considerations . . . 160
5.1 Example Clock Distribution . . . 160
5.2 Elasticity Mechanism . . . 161

6 Chapter 6 - Board Routing Guidelines . . . 161
6.1 Impedance . . . 161
6.2 Skew . . . 162
6.3 PCB Stackup . . . 162
6.4 Termination . . . 163
6.5 Additional Considerations . . . 163
6.5.1 Single Board Environments . . . 163
6.5.2 Single Connector Environments . . . 163
6.5.3 Backplane Environments . . . 163
6.6 Recommended pin escape ordering . . . 163

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contentss

7 Chapter 7 - Signal Descriptions 166
7.1 Signal Definitions 166
7.2 RapidIO Interface Diagrams 168

8 Chapter 8 - Electrical Specifications 170
8.1 Overview 170
8.2 DC Specifications 170
8.3 AC Specifications 171
8.3.1 Concepts and Definitions 172
8.3.2 Driver Specifications 173
8.3.3 Receiver Specifications 178
Annex A (informative) Message Passing Interface 185
A.1 Definitions and Goals 185
A.2 Message Operations 185
A.3 Inbound Mailbox Structure 186
A.3.1 Simple Inbox 186
A.3.2 Extended Inbox 187
A.3.3 Received Messages 188
A.4 Outbound Message Queue Structure 189
A.4.1 Simple Outbox 189
A.4.2 Extended Outbox 189

V Partition V - Globally Shared Memory Logical Specification 192

1 Chapter 1 - Globally Shared Memory 192
1.1 Overview 192
1.1.1 Memory System 192
1.2 Features of the Globally Shared Memory Specification 193
1.2.1 Functional Features 194
1.2.2 Physical Features 194
1.2.3 Performance Features 194
1.3 Contents 194
1.4 Terminology 195
1.5 Conventions 195

2 Chapter 2 - System Models 195
2.1 Processing Element Models 195
2.1.1 Processor-Memory Processing Element Model 196
2.1.2 Integrated Processor-Memory Processing Element Model 196
2.1.3 Memory-Only Processing Element Model 197
2.1.4 Processor-Only Processing Element 197
2.1.5 I/O Processing Element 197
2.1.6 Switch Processing Element 198
2.2 Programming Models 198
2.2.1 Globally Shared Memory System Model 198
2.2.2 Software-Managed Cache Coherence Programming Model 199

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/55b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contents

2.3 System Issues . . . 199
2.3.1 Operation Ordering . . . 199
2.3.2 Transaction Delivery . . . 200
2.3.3 Deadlock Considerations . . . 200

3 Chapter 3 - Operation Descriptions . . . 200
3.1 GSM Operations Cross Reference . . . 201
3.2 GSM Operations . . . 202
3.2.1 Read Operations . . . 202
3.2.2 Instruction Read Operations . . . 203
3.2.3 Read-for-Ownership Operations . . . 205
3.2.4 Data Cache Invalidate Operations . . . 206
3.2.5 Castout Operations . . . 207
3.2.6 TLB Invalidate-Entry Operations . . . 207
3.2.7 TLB Invalidate-Entry Synchronization Operations . . . 207
3.2.8 Instruction Cache Invalidate Operations . . . 208
3.2.9 Data Cache Flush Operations . . . 208
3.2.10 I/O Read Operations . . . 210
3.3 Endian, Byte Ordering, and Alignment . . . 211

4 Chapter 4 - Packet Format Descriptions . . . 212
4.1 Request Packet Formats . . . 212
4.1.1 Addressing and Alignment . . . 213
4.1.2 Data Payloads . . . 213
4.1.3 Field Definitions for All Request Packet Formats . . . 214
4.1.4 Type 0 Packet Format (Implementation-Defined) . . . 217
4.1.5 Type 1 Packet Format (Intervention-Request Class) . . . 217
4.1.6 Type 2 Packet Format (Request Class) . . . 217
4.1.7 Type 3–4 Packet Formats (Reserved) . . . 218
4.1.8 Type 5 Packet Format (Write Class) . . . 218
4.1.9 Type 6–11 Packet Formats (Reserved) . . . 219
4.2 Response Packet Formats . . . 219
4.2.1 Field Definitions for All Response Packet Formats . . . 219
4.2.2 Type 12 Packet Format (Reserved) . . . 220
4.2.3 Type 13 Packet Format (Response Class) . . . 220
4.2.4 Type 14 Packet Format (Reserved) . . . 221
4.2.5 Type 15 Packet Format (Implementation-Defined) . . . 221

5 Chapter 5 - Globally Shared Memory Registers . . . 221
5.1 Register Summary . . . 221
5.2 Reserved Register and Bit Behavior . . . 221
5.3 Capability Registers (CARs) . . . 222
5.3.1 Source Operations CAR (Offset 0x18 Word 0) . . . 223
5.3.2 Destination Operations CAR (Offset 0x18 Word 1) . . . 223

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contentss

6 Chapter 6 - Communication Protocols . . . 224
6.1 Definitions . . . 224
6.1.1 General Definitions . . . 224
6.1.2 Request and Response Definitions . . . 225
6.2 Operation to Protocol Cross Reference . . . 226
6.3 Read Operations . . . 227
6.3.1 Internal Request State Machine . . . 227
6.3.2 Response State Machine . . . 227
6.3.3 External Request State Machine . . . 229
6.4 Instruction Read Operations . . . 230
6.4.1 Internal Request State Machine . . . 230
6.4.2 Response State Machine . . . 231
6.4.3 External Request State Machine . . . 232
6.5 Read for Ownership Operations . . . 232
6.5.1 Internal Request State Machine . . . 233
6.5.2 Response State Machine . . . 233
6.5.3 External Request State Machine . . . 236
6.6 Data Cache and Instruction Cache Invalidate Operations . . . 237
6.6.1 Internal Request State Machine . . . 237
6.6.2 Response State Machine . . . 238
6.6.3 External Request State Machine . . . 239
6.7 Castout Operations . . . 239
6.7.1 Internal Request State Machine . . . 239
6.7.2 Response State Machine . . . 240
6.7.3 External Request State Machine . . . 240
6.8 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations . . . 240
6.8.1 Internal Request State Machine . . . 240
6.8.2 Response State Machine . . . 240
6.8.3 External Request State Machine . . . 241
6.9 Data Cache Flush Operations . . . 241
6.9.1 Internal Request State Machine . . . 241
6.9.2 Response State Machine . . . 241
6.9.3 External Request State Machine . . . 244
6.10 I/O Read Operations . . . 244
6.10.1 Internal Request State Machine . . . 245
6.10.2 Response State Machine . . . 245
6.10.3 External Request State Machine . . . 246

7 Chapter 7 - Address Collision Resolution Tables . . . 248
7.1 Resolving an Outstanding READ_HOME Transaction . . . 248
7.2 Resolving an Outstanding IREAD_HOME Transaction . . . 249
7.3 Resolving an Outstanding READ_OWNER Transaction . . . 249
7.4 Resolving an Outstanding READ_TO_OWN_HOME Transaction . . . 250
7.5 Resolving an Outstanding READ_TO_OWN_OWNER Transaction . . . 252
7.6 Resolving an Outstanding DKILL_HOME Transaction . . . 253
7.7 Resolving an Outstanding DKILL_SHARER Transaction . . . 254
7.8 Resolving an Outstanding IKILL_HOME Transaction . . . 255

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contents

7.9 Resolving an Outstanding IKILL_SHARER Transaction . . . 256
7.10 Resolving an Outstanding CASTOUT Transaction . . . 257
7.11 Resolving an Outstanding TLBIE or TLBSYNC Transaction . . . 258
7.12 Resolving an Outstanding FLUSH Transaction . . . 258
7.13 Resolving an Outstanding IO_READ_HOME Transaction . . . 260
7.14 Resolving an Outstanding IO_READ_OWNER Transaction . . . 262
Glossary of Terms and Abbreviations . . . 265

VI Partition VI - Physical Layer 1x/4x LP-Serial Specification . . . 270

1 Chapter 1 - Overview . . . 270
1.1 Packets . . . 270
1.2 Control Symbols . . . 270
1.3 PCS and PMA Layers . . . 271
1.4 LP-Serial Protocol . . . 271
1.5 LP-Serial Registers . . . 271
1.6 Signal Descriptions . . . 271
1.7 AC Electrical Specifications . . . 271
1.8 Interface Management . . . 271

2 Chapter 2 - Packets . . . 271
2.1 Packet Field Definitions . . . 271
2.2 Packet Format . . . 272
2.3 Packet Protection . . . 272
2.3.1 Packet CRC Operation . . . 273
2.3.2 16-Bit Packet CRC Code . . . 275
2.4 Maximum Packet Size . . . 276

3 Chapter 3 - Control Symbols . . . 277
3.1 Control Symbol Field Definitions . . . 277
3.2 Control Symbol Format . . . 277
3.3 Stype0 Control Symbols . . . 278
3.3.1 Packet-Accepted Control Symbol . . . 279
3.3.2 Packet-Retry Control Symbol . . . 279
3.3.3 Packet-Not-Accepted Control Symbol . . . 279
3.3.4 Status Control Symbol . . . 280
3.3.5 Link-Response Control Symbol . . . 280
3.4 Stype1 Control Symbols . . . 282
3.4.1 Start-of-Packet Control Symbol . . . 282
3.4.2 Stomp Control Symbol . . . 283
3.4.3 End-of-Packet Control Symbol . . . 283
3.4.4 Restart-From-Retry Control Symbol . . . 283
3.4.5 Link-Request Control Symbol . . . 283
3.4.6 Multicast-Event Control Symbol . . . 284
3.5 Control Symbol Protection . . . 284
3.5.1 CRC-5 Code . . . 284
3.5.2 CRC-5 Parallel Code Generation . . . 284

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contentss

4 Chapter 4 - PCS and PMA Layers . . . 285
4.1 PCS Layer Functions . . . 286
4.2 PMA Layer Functions . . . 286
4.3 Definitions . . . 286
4.4 8B/10B Transmission Code . . . 287
4.4.1 Character and Code-Group Notation . . . 287
4.4.2 Running Disparity . . . 288
4.4.3 Running Disparity Rules . . . 288
4.4.4 8B/10B Encoding . . . 288
4.4.5 Transmission Order . . . 288
4.4.6 8B/10B Decoding . . . 289
4.4.8 Effect of Single Bit Code-Group Errors . . . 300
4.4.9 Idle Sequence . . . 301
4.4.10 1x Link Transmission Rules . . . 302
4.4.11 4x Link Striping and Transmission Rules . . . 305
4.5 Retimers and Repeaters . . . 306
4.5.1 Retimers . . . 306
4.5.2 Repeaters . . . 307
4.6 Port Initialization . . . 307
4.6.1 1x Mode Initialization . . . 307
4.6.2 1x/4x Mode Initialization . . . 307
4.6.3 State Machines . . . 308
5 Chapter 5 - LP-Serial Protocol . . . 316
5.1 Packet Exchange Protocol . . . 316
5.2 Control Symbols . . . 317
5.2.1 Control Symbol Delimiting . . . 317
5.2.2 Control Symbol Transmission . . . 318
5.2.3 Embedded Control Symbols . . . 318
5.2.4 Multicast-Event Control Symbols . . . 318
5.3 Packets . . . 319
5.3.1 Packet Delimiting . . . 319
5.3.2 Acknowledgment Identifier . . . 319
5.3.3 Packet Priority and Transaction Request Flows . . . 319
5.4 Link Maintenance Protocol . . . 320
5.5 Packet Transmission Protocol . . . 321
5.6 Flow Control . . . 322
5.6.1 Receiver-Controlled Flow Control . . . 322
5.6.2 Transmitter-Controlled Flow Control . . . 323
5.6.3 Flow Control Mode Negotiation . . . 326
5.7 Cancelling Packets . . . 326
5.8 Transaction and Packet Delivery Ordering Rules . . . 327
5.9 Deadlock Avoidance . . . 327
5.10 Error Detection and Recovery . . . 329
5.10.1 Lost Packet Detection . . . 329
5.10.2 Link Behavior Under Error . . . 330
5.11 Power Management . . . 332

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004

Table of Contents

6 Chapter 6 - LP-Serial Registers . . . 332
6.1 Generic End Point Devices . . . 333
6.1.1 Register Map . . . 333
6.1.2 Command and Status Registers (CSRs). . . . 334
6.2 Generic End Point Devices, software assisted error recovery option. . . . 338
6.2.1 Register Map . . . 338
6.2.2 Command and Status Registers (CSRs). . . . 339
6.3 Generic End Point Free Devices . . . 344
6.3.1 Register Map . . . 344
6.3.2 Command and Status Registers (CSRs). . . . 345

7 Chapter 7 - Signal Descriptions . . . 349
7.1 Signal Definitions . . . 349
7.2 Serial RapidIO Interface Diagrams. . . . 350

8 Chapter 8 - AC Electrical Specifications . . . 350
8.1 Overview. . . . 350
8.2 Signal Definition. . . . 351
8.3 Equalization . . . 351
8.4 Explanatory Note on Transmitter and Receiver Specifications . . . 352
8.5 Transmitter Specifications . . . 352
8.6 Receiver Specifications. . . . 356
8.7 Receiver Eye Diagrams . . . 357
8.8 Measurement and Test Requirements. . . . 359
8.8.1 Eye template measurements. . . . 359
8.8.2 Jitter test measurements . . . 359
8.8.3 Transmit jitter . . . 359
8.8.4 Jitter tolerance . . . 359
Annex A (informative) Interface Management . . . 360
A.1 Packet Retry Mechanism . . . 360
A.1.1 Input port retry recovery state machine . . . 360
A.1.2 Output port retry recovery state machine . . . 361
A.2 Error Recovery . . . 363
A.2.1 Input port error recovery state machine. . . . 363
A.2.2 Output port error recovery state machine . . . 365
Annex B (informative) Critical Resource Performance Limits. . . . 367
Glossary of Terms and Abbreviations . . . 370

iTeh STANDARD PREVIEW
(standards.iteh.ai)
ISO/IEC 18372:2004
https://standards.iteh.ai/catalog/standards/sist/33b07ba0-0d94-40b1-ae33-a45a5042ecf6/iso-iec-18372-2004