

## SLOVENSKI STANDARD SIST EN 16602-60-12:2015

01-januar-2015

Zagotavljanje varnih proizvodov v vesoljski tehniki - Snovanje, izbiranje, nabava in uporaba monolitnih mikrovalovnih integriranih vezij (MMIC) v obliki čipov

Space product assurance - Design, selection, procurement and use of die form monolithic microwave integrated circuits (MMICs)

Raumfahrtproduktsicherung - Design, Auswahl, Beschaffung und Nutzung von MMIC iTeh STANDARD PREVIEW

Assurance produit des projets spatiaux Conception, sélection, approvisionnement et utilisation de circuits intégrés monolithique hyperfréquence de forme die

SIST EN 16602-60-12:2015

Ta slovenski standard je istoveten z: EN 16602-60-12:2014

#### ICS:

31.200	Integrirana vezja, mikroelektronika	Integrated circuits. Microelectronics
49.140	Vesoljski sistemi in operacije	Space systems and operations

SIST EN 16602-60-12:2015 en,fr,de

SIST EN 16602-60-12:2015

# iTeh STANDARD PREVIEW (standards.iteh.ai)

EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM EN 16602-60-12

September 2014

ICS 49.140

#### English version

# Space product assurance - Design, selection, procurement and use of die form monolithic microwave integrated circuits (MMICs)

Assurance produit des projets spatiaux - Conception, sélection, approvisionnement et utilisation de circuits intégrés monolithique hyperfréquence de forme die Raumfahrtproduktsicherung - Design, Auswahl, Beschaffung und Nutzung von MMIC

This European Standard was approved by CEN on 13 March 2014.

CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CEN and CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estoria, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithiuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and United Kingdom 602-60-12-2015





CEN-CENELEC Management Centre: Avenue Marnix 17, B-1000 Brussels

# **Table of contents**

Forew	ord		6
Introd	uction.		7
1 Sco	ре		8
2 Norr	mative r	references	9
3 Tern	ns, defi	nitions and abbreviated terms	10
3.1	Terms	from other standards	10
3.2	Terms	specific to the present document	10
3.3	Abbrev	viated terms	12
4 Gen	eral req	quirementsS.T.A.N.D.A.R.DP.R.F.V.I.F.W	14
4.1	Overvi	ew (standards.iteh.ai)	14
4.2	Flight r	model MMIC dies lots procurement	14
4.3	Minimu	um quality requirements EN 16602-60-12:2015 https://standards.iteh.ai/catalog/standards/sist/35e221d7-e339-49c0-ba30-	14
5 Sele	ction	9a306e74a1a0/sist-en-16602-60-12-2015	15
5.1	Genera	al	15
	5.1.1	Overview	15
	5.1.2	Requirements	15
5.2	Proces	ss selection	
5.3	Models	s, and design tools	16
6 Res	ponsibi	lities	17
7 MMI	C desig	yn	18
7.1	_	bles of MMIC design	
	7.1.1	Overview	18
	7.1.2	General	18
	7.1.3	Number of design iterations	18
	7.1.4	Design trade-offs	19
7.2	Design	n tasks	
	7.2.1	Electrical design specification	
	7.2.2	Design variations	19

		7.2.3	Parasitic effects	19
		7.2.4	Transient simulation	20
		7.2.5	Thermal analysis	20
		7.2.6	Sensitivity to temperature, process variation and supply voltages	20
		7.2.7	Design testability	21
		7.2.8	Design stability analysis	21
		7.2.9	Maximum rating and robustness	21
		7.2.10	Layout optimization	22
		7.2.11	DRC or ERC	22
	7.3	Design	reviews	23
		7.3.1	General	23
		7.3.2	MMIC architecture	23
		7.3.3	Schematic	23
		7.3.4	Simulation results	23
		7.3.5	Sensitivity and stability analysis	24
		7.3.6	Derating	24
		7.3.7	Layout el STANDARD PREVIEW	24
		7.3.8	Tests matrix (standards.iteh.ai) Assembly	24
		7.3.9	Assembly	24
		7.3.10	Compliance matrixIST.EN.16602-60-12:2015	
		7.3.11	https://standards.iteh.ai/catalog/standards/sist/35e221d7-e339-49c0-ba30- MMIC detail specification	25
		7.3.12	Development plan	
		7.3.13	Design documentation	25
		7.3.14	MMIC summary design sheet	25
8	Appli	ication	approval	26
	8.1		L	
	8.2	Test flo	w and test procedures	26
a	Proc		t and LAT specification	
1(			nt	
	10.1		l	
		10.1.1	Overview	
		10.1.2	Methodology	
	10.2		creening and WAT	
		10.2.1	General	
			Wafer screening and WAT flows	
		10.2.3	Wafer manufacturing and control	30

	10.2.4	Wafer acceptance test	31
	10.2.5	Packaging	32
	10.2.6	Deliverables	32
10.3	Dies inc	coming testing	33
	10.3.1	General	33
	10.3.2	Assembly test	33
	10.3.3	Visual inspection	34
	10.3.4	Electrical characterization	34
10.4	User LA	AT procurement sequences	35
	10.4.1	General	35
	10.4.2	Sequence A: process, design and application validated	38
	10.4.3	Sequence B: process validated and new design or new application	38
	10.4.4	Sequence C: process, design and application not validated	39
	10.4.5	Sequence D: application approval testing	40
	10.4.6	Destructive physical analysis after user LAT	40
10.5	Failure	criteria and lot failure	41
Annex	A (norr	mative) MMIC electrical design specification - DRD	42
	-	mative) Compliance matrix for custom MMIC design - DRD	
Annex	C (norr	mative) Design package document DRD	44
		https://standards.iteh.ar/catalog/standards/sist/35e221d7-e339-49c0-ba30- mative) MMICasummarysdesign2shelet20 DRD	
Annex	E (norn	native) MMIC procurement specification - DRD	47
		native) MMIC lot acceptance specification for user LAT -	48
Annex	G (norr	mative) MMIC visual inspection summary sheet - DRD	50
Annex	H (info	rmative) References	51
Bibliog	ıraphy		52
Figure	S		
Figure 1	10-1: Wa	fer screening and WAT	30
Figure 1	10-2: Die	s or die incoming testing	34
_		ceptance flow for flight model die lots	
Figure 1	10-4: Use	er LAT flow	37

#### SIST EN 16602-60-12:2015

#### EN 16602-60-12:2014 (E)

Tab	les
-----	-----

Table 6-1: Customer and supplier responsibilities for the "foundry" and "catalogue"	
modes	.17
Table 8-1: CTA tests and procedures for testing in sequence D	.27

# iTeh STANDARD PREVIEW (standards.iteh.ai)

### **Foreword**

This document (EN 16602-60-12:2014) has been prepared by Technical Committee CEN/CLC/TC 5 "Space", the secretariat of which is held by DIN.

This standard (EN 16602-60-12:2014) originates from ECSS-Q-ST-60-12C.

This European Standard shall be given the status of a national standard, either by publication of an identical text or by endorsement, at the latest by March 2015, and conflicting national standards shall be withdrawn at the latest by March 2015.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN [and/or CENELEC] shall not be held responsible for identifying any or all such patent rights.

This document has been prepared under a mandate given to CEN by the European Commission and the European Free Trade Association.

This document has been developed to cover specifically space systems and has therefore precedence over any EN covering the same scope but with a wider domain of applicability (e.g., raerospace).

According to the CEN-CENELEC Internal Regulations, the national standards organizations of the following countries are bound to implement this European Standard: Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.

## Introduction

This Standard covers the design, selection, procurement and use of III-V monolithic microwave integrated circuits (MMICs) for space equipment.

It defines the design activity for the technical (methodology, phases to be followed) and quality (quality assurance, design review) aspects, and, the selection and procurement rules for these components taking into account whether or not the processes have been validated.

# iTeh STANDARD PREVIEW (standards.iteh.ai)

# 1 Scope

This Standard applies to all types of MMIC (monolithic microwave integrated circuit) based on III-V compound materials for RF applications (i.e. frequency range  $\geq 1$  GHz). The requirements for the procurement of components in die form are defined.

It is not within the scope of this Standard to address packaged MMICs and discrete microwave components, these are dealt with in the relevant ESCC specification (ESCC 9010 and ESCC 5010).

This standard may be tailored for the specific characteristic and constraints of a space project in conformance with ECSS-S-T-00.

# iTeh STANDARD PREVIEW (standards.iteh.ai)

# Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this ECSS Standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this ECSS Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references the latest edition of the publication referred to applies.

EN reference	Reference in text	Title
EN 16601-00-01	ECSS-S-ST-00-01	ECSS system — Glossary of terms
EN 16602-30-11	ECSS-Q-ST-30-11 (stand	Space product assurance — Derating EEE components
EN 16602-60	ECSS-Q-ST-60 SIST EN	Space product assurance - Electrical, electronic and electromechanical (EEE) components
EN 16602-60-05	ECSS-Q-ST960+05:74a1a0/	Space product assurance — Generic requirements for hybrids
	MIL-STD-883	Tests methods and procedures for microelectronics
	ESCC 20600	Preservation, packaging and despatch of ESCC electronic components
	ESCC 24600	Minimum quality management system requirements
	ESCC 2049010	Internal visual inspection of monolithic microwave devices
	ESCC 2439010	Requirements for capability approval of MMICs
	ESCC 9010	Generic specification for MMICs

3

## Terms, definitions and abbreviated terms

#### 3.1 Terms from other standards

For the purpose of this document, the terms and definitions given in ECSS-S-ST-00-01 apply.

For the purpose of this document, the following term from ECSS-Q-ST-60-05 applies:

process identification document

### 3.2 Terms specific to the present document

### 3.2.1 (batchlotards.iteh.ai)

wafers from the same basic raw materials processed as a single set in the manufacturing sequence (diffusion, metallization and passivation process) in a https://standards.ich.nivoited period of itmee 221d7-e339-49c0-ba30-

NOTE A unique identifier or code is assigned to a batch

lot and to each wafer for processing traceability purposes.

#### 3.2.2 design rules check

control procedure for verifying that design rules have been satisfied

NOTE 1 Design rules checks are generally issued by the supplier.

NOTE 2 DRC is performed using software.

#### 3.2.3 designer

organization responsible for the design of the MMICs

#### 3.2.4 die lot

set of all dies coming from a single wafer lot

#### 3.2.5 electrical rule check

control procedure for verifying that the electrical rules have been satisfied

NOTE Electrical rules are generally issued by the manufacturer.

#### 3.2.6 evaluated process

mature technology that has been successfully submitted to a set of electrical and environmental testing to demonstrate performance and reliability limits

NOTE 1 ECSS-Q-ST-60-01 contains a list of evaluated processes.

NOTE 2 The ESCC 2269010 specification defines the requirements for the evaluation.

#### 3.2.7 manufacturer

foundry responsible for the manufacturing of the MMICs

#### 3.2.8 process control monitor

test vehicle used by the supplier to assess the stability of the manufacturing process by means of controls conducted during a wafer production cycle

NOTE The PCM is repeated a number of times (depending on the manufacturers) on each wafer lot. The measurements taken during the PCM are used to accept or reject the wafer according to the relevant DC and RF criteria defined in the design manual.

### 31219eh Sproduction for PREVIEW

device types manufactured from the same basic raw materials on the same production line, processed under the same manufacturing techniques and controls using the same type of equipment

https://standards.iteh.ai/catalog/standards/sist/35e221d7-e339-49c0-ba30-NOTE A production lot may be composed of one or many batch lots.

#### 3.2.10 qualified process

process that has been successfully submitted to a formal qualification testing

NOTE The ESCC 20100 specification defines the requirements for the qualification.

#### 3.2.11 reticule

group of circuit layouts (MMIC, TCV, DEC, PCM) defined by design at the mask level, for duplication over the entire wafer during the MMIC manufacturing

#### 3.2.12 statistical process control

tool to control the quality and the stability of the technological process

NOTE SPC is implemented by measuring key parameters during the different manufacturing steps and their analysis using appropriate methods.

#### 3.2.13 tile

See reticule

#### 3.2.14 user

entity responsible for the integration of the MMICs at upper level

NOTE Example: MMICs are integrated by users into, for example, modules, hybrids, piece of equipment.

#### 3.2.15 validated design

design that is successfully submitted to application approval testing and an MMIC user LAT test

#### 3.2.16 validated process

process that is evaluated or qualified

#### 3.2.17 wafer lot

wafers manufactured from one or more batch lots

NOTE Depending on the maturity of the process a wafer lot is defined as follows:

- Case 1 (non-evaluated or qualified process): a wafer lot is a single wafer.
- Case 2 (evaluated or qualified process and new MMIC design): a wafer lot is one batch lot.

Teh STAND Case 3 (mature process and recurrent MMIC (standadesign) to wafer lot is considered to be a production lot of 4 batches manufactured

SIST EN 1 within a 3 month period.

https://standards.iteh.ai/catalog/standards/sist/35e221d7-e339-49c0-ba30-9a306e74a1a0/sist-en-16602-60-12-2015

### 3.3 Abbreviated terms

For the purpose of this standard, the abbreviated terms of ECSS-S-ST-00-01 and the following apply:

Abbreviation	Meaning
AQL	acceptance quality level
CTA	circuit type approval
DEC	dynamic evaluation circuit
DRC	design rules check
ERC	electrical rule check
HTRB	high-temperature reverse bias
LAT	lot acceptance test
LTRB	low-temperature reverse bias
MMIC	monolithic microwave integrated circuit
PAD	part approval document
PCM	process control monitor
PID	process identification document

**RGA** residual gas analysis

SAM scanning acoustic microscopy
SEM scanning electron microscope

**SEU** single event upset

**SPC** statistical process control

TCV technological characterization vehicle

WAT wafer acceptance testing

# iTeh STANDARD PREVIEW (standards.iteh.ai)