

INTERNATIONAL STANDARD

Information technology — Small computer system interface (SCSI) —
Part 151: Serial attached SCSI-1.1 (SAS-1.1)

(standards.iteh.ai)

ISO/IEC 14776-151:2010

<https://standards.iteh.ai/catalog/standards/sist/a8112248-3619-4504-a82d-655d060a4b71/iso-iec-14776-151-2010>



THIS PUBLICATION IS COPYRIGHT PROTECTED

Copyright © 2010 ISO/IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester.

If you have any questions about ISO/IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Central Office
3, rue de Varembe
CH-1211 Geneva 20
Switzerland
Email: inmail@iec.ch
Web: www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

- Catalogue of IEC publications: www.iec.ch/searchpub

The IEC on-line Catalogue enables you to search by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, withdrawn and replaced publications.

- IEC Just Published: www.iec.ch/online_news/justpub

Stay up to date on all new IEC publications Just Published details twice a month all new publications released. Available on-line and also by email.

- Electropedia: www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing more than 20 000 terms and definitions in English and French, with equivalent terms in additional languages. Also known as the International Electrotechnical Vocabulary online.

- Customer Service Centre www.iec.ch/webstore/custserv

If you wish to give us your feedback on this publication or need further assistance, please visit the Customer Service Centre FAQ or contact us:

Email: csc@iec.ch
Tel.: +41 22 919 02 11
Fax: +41 22 919 03 00



ISO/IEC 14776-151

Edition 1.0 2010-07

INTERNATIONAL STANDARD

Information technology – Small computer system interface (SCSI) –
Part 151: Serial attached SCSI-1.1 (SAS-1.1)

<https://standards.iteh.ai/catalog/standards/sist/a8112248-3619-4504-a82d-655d060a4b71/iso-iec-14776-151-2010>

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

PRICE CODE

XL

ICS 35.200

ISBN 978-2-88912-092-5

Contents

Page

Foreword	28
Introduction	29
1 Scope	31
2 Normative references.....	33
3 Terms, definitions, symbols, abbreviations, keywords and conventions.....	34
3.1 Terms and definitions	34
3.2 Symbols and abbreviations	54
3.3 Keywords.....	57
3.4 Editorial conventions	58
3.5 Class diagram and object diagram conventions.....	59
3.6 State machine conventions	64
3.6.1 State machine conventions overview.....	64
3.6.2 Transitions	64
3.6.3 Messages, requests, indications, confirmations, responses and event notifications	65
3.6.4 State machine counters, timers and variables	65
3.6.5 State machine arguments	65
3.7 Bit and byte ordering	65
3.8 Notation for procedures and functions	66
4 General	67
4.1 Architecture	67
4.1.1 Architecture overview.....	67
4.1.2 Physical links and phys.....	68
4.1.3 Ports (narrow ports and wide ports).....	71
4.1.4 SAS devices	74
4.1.5 Expander devices (edge expander devices and fanout expander devices).....	75
4.1.6 Service delivery subsystem	77
4.1.7 Domains.....	78
4.1.8 Expander device topologies.....	80
4.1.8.1 Expander device topology overview.....	80
4.1.8.2 Edge expander device set.....	80
4.1.8.3 Expander device topologies	81
4.1.9 Pathways	84
4.1.10 Connections	85
4.2 Names and identifiers.....	87
4.2.1 Names and identifiers overview	87
4.2.2 SAS address.....	87
4.2.3 Hashed SAS address	88
4.2.4 Device names	88
4.2.5 Port names	88
4.2.6 Port identifiers	88
4.2.7 Phy identifiers	89
4.3 State machines.....	90
4.3.1 State machine overview.....	90
4.3.2 Transmit data path	92
4.3.3 Receive data path	96
4.3.4 State machines and SAS device, SAS port and SAS phy classes	99
4.4 Resets	100
4.4.1 Reset overview	100
4.4.2 Hard reset	102
4.4.2.1 Hard reset overview	102
4.4.2.2 Additional hard reset processing by SAS ports.....	102
4.4.2.3 Additional hard reset processing by expander ports	102

iTeh STANDARD PREVIEW

(standards.iteh.ai)

ISO/IEC 14776-151:2010

<https://standards.iteh.ai/catalog/standards/sist/a8112248-3619-4504-a82d-655d060a4671/iso-iec-14776-151-2010>

4.5 I_T nexus loss	102
4.6 Expander device model	102
4.6.1 Expander device model overview	102
4.6.2 Expander ports	103
4.6.3 Expander connection manager (ECM)	104
4.6.4 Expander connection router (ECR)	104
4.6.5 Broadcast primitive processor (BPP)	104
4.6.6 Expander device interfaces	104
4.6.6.1 Expander device interface overview	104
4.6.6.2 Expander device interfaces detail	106
4.6.6.3 ECM interface	106
4.6.6.4 ECR interface	108
4.6.6.5 BPP interface	110
4.6.7 Expander device routing	110
4.6.7.1 Routing attributes and routing methods	110
4.6.7.2 Connection request routing	111
4.6.7.3 Expander route table	111
4.7 Discover process	112
4.7.1 Discover process overview	112
4.7.2 Allowed topologies	114
4.7.3 Discover process optimization	115
4.7.4 Expander route index order	116
4.8 Phy test functions	121
5 Physical layer	122
5.1 Physical layer overview	122
5.2 Passive interconnect	122
5.2.1 SATA connectors and cable assemblies	122
5.2.2 SAS connectors and cables	122
5.2.3 Connectors	126
5.2.3.1 Connectors overview	126
5.2.3.2 SAS internal connectors	127
5.2.3.2.1 SAS Drive connectors	127
5.2.3.2.1.1 SAS Drive plug connector	127
5.2.3.2.1.2 SAS Drive cable receptacle connector	127
5.2.3.2.1.3 SAS Drive backplane receptacle connector	128
5.2.3.2.1.4 SAS Drive connector pin assignments	128
5.2.3.2.2 SAS 4i connectors	130
5.2.3.2.2.1 SAS 4i cable receptacle connector	130
5.2.3.2.2.2 SAS 4i plug connector	130
5.2.3.2.2.3 SAS 4i connector pin assignments	131
5.2.3.2.3 Mini SAS 4i connectors	132
5.2.3.2.3.1 Mini SAS 4i cable plug connector	132
5.2.3.2.3.2 Mini SAS 4i receptacle connector	133
5.2.3.2.3.3 Mini SAS 4i connector pin assignments	134
5.2.3.3 SAS external connectors	136
5.2.3.3.1 SAS 4x connectors	136
5.2.3.3.1.1 SAS 4x cable plug connector	136
5.2.3.3.1.2 SAS 4x receptacle connector	136
5.2.3.3.1.3 SAS 4x connector pin assignments	138
5.2.3.3.2 Mini SAS 4x connectors	138
5.2.3.3.2.1 Mini SAS 4x cable plug connector	138
5.2.3.3.2.2 Mini SAS 4x receptacle connector	140
5.2.3.3.2.3 Mini SAS 4x connector pin assignments	143
5.2.4 Cable assemblies	143
5.2.4.1 SAS internal cable assemblies	143
5.2.4.1.1 SAS Drive cable assemblies	143
5.2.4.1.2 SAS internal symmetric cable assemblies	144
5.2.4.1.2.1 SAS internal symmetric cable assemblies overview	144
5.2.4.1.2.2 SAS internal symmetric cable assembly - SAS 4i	145

5.2.4.1.2.3 SAS internal symmetric cable assembly - Mini SAS 4i	146
5.2.4.1.2.4 SAS internal symmetric cable assembly - SAS 4i to Mini SAS 4i	147
5.2.4.1.3 SAS internal fanout cable assemblies	148
5.2.4.1.3.1 SAS internal fanout cable assemblies overview	148
5.2.4.1.3.2 SAS internal controller-based fanout cable assemblies	149
5.2.4.1.3.3 SAS internal backplane-based fanout cable assemblies	151
5.2.4.2 SAS external cable assemblies	152
5.2.4.2.1 SAS external cable assemblies overview	152
5.2.4.2.2 SAS external cable assembly - SAS 4x	153
5.2.4.2.3 SAS external cable assembly - Mini SAS 4x	154
5.2.4.2.4 SAS external cable assembly - SAS 4x to Mini SAS 4x	156
5.2.5 Backplanes	156
5.2.6 Cable assembly and backplane specifications	157
5.3 Transmitter and receiver device electrical characteristics	161
5.3.1 Compliance points	161
5.3.2 Test loads	169
5.3.2.1 Test loads overview	169
5.3.2.2 Zero-length test load	170
5.3.2.3 TCTF test load	171
5.3.2.4 Low-loss TCTF test load	173
5.3.3 General electrical characteristics	174
5.3.4 Transmitter and receiver device transients	177
5.3.5 Eye masks	177
5.3.5.1 Eye masks overview	177
5.3.5.2 Transmitter device eye mask	178
5.3.5.3 Receiver device eye mask	178
5.3.5.4 Receiver device jitter tolerance eye mask	179
5.3.6 Transmitter device characteristics	180
5.3.6.1 Transmitter device characteristics overview	180
5.3.6.2 Transmitter device signal output characteristics as measured with the zero-length test load	181
5.3.6.3 Transmitter device signal output characteristics as measured with each test load	181
5.3.6.4 Transmitter device maximum jitter	183
5.3.6.5 Transmitter device signal output levels for OOB signals	183
5.3.7 Receiver device characteristics	183
5.3.7.1 Receiver device characteristics overview	183
5.3.7.2 Delivered signal (receiver device signal tolerance) characteristics	184
5.3.7.3 Maximum delivered jitter	186
5.3.7.4 Receiver device jitter tolerance	186
5.3.8 Spread spectrum clocking	187
5.3.9 Non-tracking clock architecture	187
5.4 READY LED signal electrical characteristics	187
6 Phy layer	189
6.1 Phy layer overview	189
6.2 8b10b coding	189
6.2.1 8b10b coding overview	189
6.2.2 8b10b coding introduction	189
6.2.3 8b10b coding notation conventions	189
6.3 Character encoding and decoding	190
6.3.1 Introduction	190
6.3.2 Transmission order	190
6.3.3 Data and control characters	190
6.3.4 Encoding characters in the transmitter	197
6.3.5 Decoding characters in the receiver	197
6.4 Dwords, primitives, data dwords and invalid dwords	197
6.5 Bit order	198
6.6 Out of band (OOB) signals	199
6.6.1 OOB signals overview	199
6.6.2 Transmitting OOB signals	200
6.6.3 Receiving OOB signals	202

6.6.4 Transmitting the SATA port selection signal	204
6.7 Phy reset sequences	204
6.7.1 Phy reset sequences overview	204
6.7.2 SATA phy reset sequence	205
6.7.2.1 SATA OOB sequence	205
6.7.2.2 SATA speed negotiation sequence	205
6.7.3 SAS to SATA phy reset sequence	206
6.7.4 SAS to SAS phy reset sequence	207
6.7.4.1 SAS OOB sequence	207
6.7.4.2 SAS speed negotiation sequence	208
6.7.4.2.1 SAS speed negotiation sequence overview	208
6.7.4.2.2 Speed negotiation window	209
6.7.4.2.3 SAS speed negotiation sequence	210
6.7.5 Phy reset sequence after devices are attached	212
6.8 SP (phy layer) state machine	213
6.8.1 SP state machine overview	213
6.8.2 SP transmitter and receiver	215
6.8.3 OOB sequence states	216
6.8.3.1 OOB sequence states overview	216
6.8.3.2 SP0:OOB_COMINIT state	216
6.8.3.2.1 State description	216
6.8.3.2.2 Transition SP0:OOB_COMINIT to SP1:OOB_AwaitCOMX	217
6.8.3.2.3 Transition SP0:OOB_COMINIT to SP3:OOB_AwaitCOMINIT_Sent	217
6.8.3.2.4 Transition SP0:OOB_COMINIT to SP4:OOB_COMSAS	217
6.8.3.3 SP1:OOB_AwaitCOMX state	217
6.8.3.3.1 State description	217
6.8.3.3.2 Transition SP1:OOB_AwaitCOMX to SP0:OOB_COMINIT	217
6.8.3.3.3 Transition SP1:OOB_AwaitCOMX to SP4:OOB_COMSAS	217
6.8.3.4 SP2:OOB_NoCOMSASTimeout state	218
6.8.3.4.1 State description	218
6.8.3.4.2 Transition SP2:OOB_NoCOMSASTimeout to SP0:OOB_COMINIT	218
6.8.3.4.3 Transition SP2:OOB_NoCOMSASTimeout to SP4:OOB_COMSAS	218
6.8.3.5 SP3:OOB_AwaitCOMINIT_Sent state	218
6.8.3.5.1 State description	218
6.8.3.5.2 Transition SP3:OOB_AwaitCOMINIT_Sent to SP4:OOB_COMSAS	218
6.8.3.6 SP4:OOB_COMSAS state	218
6.8.3.6.1 State description	218
6.8.3.6.2 Transition SP4:OOB_COMSAS to SP5:OOB_AwaitCOMSAS_Sent	218
6.8.3.6.3 Transition SP4:OOB_COMSAS to SP6:OOB_AwaitNoCOMSAS	218
6.8.3.6.4 Transition SP4:OOB_COMSAS to SP7:OOB_AwaitCOMSAS	219
6.8.3.7 SP5:OOB_AwaitCOMSAS_Sent state	219
6.8.3.7.1 State description	219
6.8.3.7.2 Transition SP5:OOB_AwaitCOMSAS_Sent to SP6:OOB_AwaitNoCOMSAS	219
6.8.3.8 SP6:OOB_AwaitNoCOMSAS state	219
6.8.3.8.1 State description	219
6.8.3.8.2 Transition SP6:OOB_AwaitNoCOMSAS to SP0:OOB_COMINIT	219
6.8.3.8.3 Transition SP6:OOB_AwaitNoCOMSAS to SP8:SAS_Start	219
6.8.3.9 SP7:OOB_AwaitCOMSAS state	219
6.8.3.9.1 State description	219
6.8.3.9.2 Transition SP7:OOB_AwaitCOMSAS to SP2:OOB_NoCOMSASTimeout	219
6.8.3.9.3 Transition SP7:OOB_AwaitCOMSAS to SP6:OOB_AwaitNoCOMSAS	219
6.8.3.9.4 Transition SP7:OOB_AwaitCOMSAS to SP16:SATA_COMWAKE	219
6.8.3.9.5 Transition SP7:OOB_AwaitCOMSAS to SP26:SATA_SpinupHold	220
6.8.4 SAS speed negotiation states	220
6.8.4.1 SAS speed negotiation states overview	220
6.8.4.2 SP8:SAS_Start state	221
6.8.4.2.1 State description	221
6.8.4.2.2 Transition SP8:SAS_Start to SP0:OOB_COMINIT	222
6.8.4.2.3 Transition SP8:SAS_Start to SP9:SAS_RateNotSupported	222
6.8.4.2.4 Transition SP8:SAS_Start to SP10:SAS_AwaitALIGN	222

6.8.4.3 SP9:SAS_RateNotSupported state	222
6.8.4.3.1 State description	222
6.8.4.3.2 Transition SP9:SAS_RateNotSupported to SP14:SAS_Fail	222
6.8.4.4 SP10:SAS_AwaitALIGN state	222
6.8.4.4.1 State description	222
6.8.4.4.2 Transition SP10:SAS_AwaitALIGN to SP0:OOB_COMINIT	222
6.8.4.4.3 Transition SP10:SAS_AwaitALIGN to SP11:SAS_AwaitALIGN1	222
6.8.4.4.4 Transition SP10:SAS_AwaitALIGN to SP12:SAS_AwaitSNW	222
6.8.4.4.5 Transition SP10:SAS_AwaitALIGN to SP14:SAS_Fail	222
6.8.4.5 SP11:SAS_AwaitALIGN1 state	223
6.8.4.5.1 State description	223
6.8.4.5.2 Transition SP11:SAS_AwaitALIGN1 to SP0:OOB_COMINIT	223
6.8.4.5.3 Transition SP11:SAS_AwaitALIGN1 to SP12:SAS_AwaitSNW	223
6.8.4.5.4 Transition SP11:SAS_AwaitALIGN1 to SP14:SAS_Fail	223
6.8.4.6 SP12:SAS_AwaitSNW state	223
6.8.4.6.1 State description	223
6.8.4.6.2 Transition SP12:SAS_AwaitSNW to SP0:OOB_COMINIT	223
6.8.4.6.3 Transition SP12:SAS_AwaitSNW to SP13:SAS_Pass	223
6.8.4.7 SP13:SAS_Pass state	223
6.8.4.7.1 State description	223
6.8.4.7.2 Transition SP13:SAS_Pass to SP0:OOB_COMINIT	223
6.8.4.7.3 Transition SP13:SAS_Pass to SP8:SAS_Start	223
6.8.4.7.4 Transition SP13:SAS_Pass to SP15:SAS_PHY_Ready	224
6.8.4.8 SP14:SAS_Fail state	224
6.8.4.8.1 State description	224
6.8.4.8.2 Transition SP14:SAS_Fail to SP1:OOB_AwaitCOMX	224
6.8.4.8.3 Transition SP14:SAS_Fail to SP8:SAS_Start	224
6.8.4.9 SP15:SAS_PHY_Ready state	224
6.8.4.9.1 State description	224
6.8.4.9.2 Transition SP15:SAS_PHY_Ready to SP0:OOB_COMINIT	224
6.8.5 SATA host emulation states	225
6.8.5.1 SATA host emulation states overview	225
6.8.5.2 SP16:SATA_COMWAKE state	226
6.8.5.2.1 State description	226
6.8.5.2.2 Transition SP16:SATA_COMWAKE to SP17:SATA_AwaitCOMWAKE	227
6.8.5.3 SP17:SATA_AwaitCOMWAKE state	227
6.8.5.3.1 State description	227
6.8.5.3.2 Transition SP17:SATA_AwaitCOMWAKE to SP0:OOB_COMINIT	227
6.8.5.3.3 Transition SP17:SATA_AwaitCOMWAKE to SP18:SATA_AwaitNoCOMWAKE	227
6.8.5.4 SP18:SATA_AwaitNoCOMWAKE state	227
6.8.5.4.1 State description	227
6.8.5.4.2 Transition SP18:SATA_AwaitNoCOMWAKE to SP0:OOB_COMINIT	227
6.8.5.4.3 Transition SP18:SATA_AwaitNoCOMWAKE to SP19:SATA_AwaitALIGN	227
6.8.5.5 SP19:SATA_AwaitALIGN state	227
6.8.5.5.1 State description	227
6.8.5.5.2 Transition SP19:SATA_AwaitALIGN to SP0:OOB_COMINIT	227
6.8.5.5.3 Transition SP19:SATA_AwaitALIGN to SP20:SATA_AdjustSpeed	227
6.8.5.6 SP20:SATA_AdjustSpeed state	227
6.8.5.6.1 State description	227
6.8.5.6.2 Transition SP20:SATA_AdjustSpeed to SP0:OOB_COMINIT	228
6.8.5.6.3 Transition SP20:SATA_AdjustSpeed to SP21:SATA_TransmitALIGN	228
6.8.5.7 SP21:SATA_TransmitALIGN state	228
6.8.5.7.1 State description	228
6.8.5.7.2 Transition SP21:SATA_TransmitALIGN to SP0:OOB_COMINIT	228
6.8.5.7.3 Transition SP21:SATA_TransmitALIGN to SP22:SATA_PHY_Ready	228
6.8.5.8 SP22:SATA_PHY_Ready state	228
6.8.5.8.1 State description	228
6.8.5.8.2 Transition SP22:SATA_PHY_Ready to SP0:OOB_COMINIT	228
6.8.5.8.3 Transition SP22:SATA_PHY_Ready to SP23:SATA_PM_Partial	228
6.8.5.8.4 Transition SP22:SATA_PHY_Ready to SP24:SATA_PM_Slumber	228

<https://standards.iteh.ai/catalog/standards/sist/a8112248-3619-4504-a82d-655d060a4b71/iso-iec-14776-151-2010>
 ISO/IEC 14776-151:2010
 (standards.iteh.ai)

6.8.5.9 SP23:SATA_PM_Partial state.....	228
6.8.5.9.1 State description.....	228
6.8.5.9.2 Transition SP23:SATA_PM_Partial to SP0:OOB_COMINIT	229
6.8.5.9.3 Transition SP23:SATA_PM_Partial to SP16:SATA_COMWAKE	229
6.8.5.9.4 Transition SP23:SATA_PM_Partial to SP18:SATA_AwaitNoCOMWAKE.....	229
6.8.5.10 SP24:SATA_PM_Slumber state.....	229
6.8.5.10.1 State description.....	229
6.8.5.10.2 Transition SP24:SATA_PM_Slumber to SP0:OOB_COMINIT	229
6.8.5.10.3 Transition SP24:SATA_PM_Slumber to SP16:SATA_COMWAKE.....	229
6.8.5.10.4 Transition SP24:SATA_PM_Slumber to SP18:SATA_AwaitNoCOMWAKE	229
6.8.6 SATA port selector state.....	229
6.8.6.1 State description	229
6.8.6.2 Transition SP25:SATA_PortSel to SP1:OOB_AwaitCOMX	229
6.8.7 SATA spinup hold state	230
6.8.7.1 State description	230
6.8.7.2 Transition SP26:SATA_SpinupHold to SP0:OOB_COMINIT.....	230
6.9 SP_DWS (phy layer dword synchronization) state machine	230
6.9.1 SP_DWS state machine overview	230
6.9.2 SP_DWS receiver	232
6.9.3 SP_DWS0:AcquireSync state.....	233
6.9.3.1 State description	233
6.9.3.2 Transition SP_DWS0:AcquireSync to SP_DWS1:Valid1	233
6.9.4 SP_DWS1:Valid1 state.....	233
6.9.4.1 State description	233
6.9.4.2 Transition SP_DWS1:Valid1 to SP_DWS0:AcquireSync	233
6.9.4.3 Transition SP_DWS1:Valid1 to SP_DWS2:Valid2	233
6.9.5 SP_DWS2:Valid2 state.....	233
6.9.5.1 State description	233
6.9.5.2 Transition SP_DWS2:Valid2 to SP_DWS0:AcquireSync	234
6.9.5.3 Transition SP_DWS2:Valid2 to SP_DWS3:SyncAcquired	234
6.9.6 SP_DWS3:SyncAcquired state.....	234
6.9.6.1 State description	234
6.9.6.2 Transition SP_DWS3:SyncAcquired to SP_DWS4:Lost1	234
6.9.7 SP_DWS4:Lost1 state	234
6.9.7.1 State description	234
6.9.7.2 Transition SP_DWS4:Lost1 to SP_DWS5:Lost1Recovered	234
6.9.7.3 Transition SP_DWS4:Lost1 to SP_DWS6:Lost2.....	234
6.9.8 SP_DWS5:Lost1Recovered state.....	234
6.9.8.1 State description	234
6.9.8.2 Transition SP_DWS5:Lost1Recovered to SP_DWS3:SyncAcquired.....	234
6.9.8.3 Transition SP_DWS5:Lost1Recovered to SP_DWS6:Lost2	234
6.9.9 SP_DWS6:Lost2 state	234
6.9.9.1 State description	234
6.9.9.2 Transition SP_DWS6:Lost2 to SP_DWS7:Lost2Recovered	234
6.9.9.3 Transition SP_DWS6:Lost2 to SP_DWS8:Lost3.....	235
6.9.10 SP_DWS7:Lost2Recovered state.....	235
6.9.10.1 State description	235
6.9.10.2 Transition SP_DWS7:Lost2Recovered to SP_DWS4:Lost1	235
6.9.10.3 Transition SP_DWS7:Lost2Recovered to SP_DWS8:Lost3	235
6.9.11 SP_DWS8:Lost3 state	235
6.9.11.1 State description	235
6.9.11.2 Transition SP_DWS8:Lost3 to SP_DWS9:Lost3Recovered	235
6.9.11.3 Transition SP_DWS8:Lost3 to SP_DWS0:AcquireSync	235
6.9.12 SP_DWS9:Lost3Recovered state.....	235
6.9.12.1 State description	235
6.9.12.2 Transition SP_DWS9:Lost3Recovered to SP_DWS6:Lost2	235
6.9.12.3 Transition SP_DWS9:Lost3Recovered to SP_DWS0:AcquireSync.....	235
6.10 Spin-up	235
7 Link layer.....	237

7.1 Link layer overview	237
7.2 Primitives	237
7.2.1 Primitives overview	237
7.2.2 Primitive summary	237
7.2.3 Primitive encodings	241
7.2.4 Primitive sequences	245
7.2.4.1 Primitive sequences overview	245
7.2.4.2 Single primitive sequence	245
7.2.4.3 Repeated primitive sequence	245
7.2.4.4 Continued primitive sequence	246
7.2.4.5 Triple primitive sequence	246
7.2.4.6 Redundant primitive sequence	247
7.2.5 Primitives not specific to type of connections	248
7.2.5.1 AIP (Arbitration in progress)	248
7.2.5.2 ALIGN	249
7.2.5.3 BREAK	250
7.2.5.4 BROADCAST	250
7.2.5.5 CLOSE	251
7.2.5.6 EOAF (End of address frame)	251
7.2.5.7 ERROR	251
7.2.5.8 HARD_RESET	251
7.2.5.9 NOTIFY	251
7.2.5.10 OPEN_ACCEPT	252
7.2.5.11 OPEN_REJECT	252
7.2.5.12 SOAF (Start of address frame)	254
7.2.6 Primitives used only inside SSP and SMP connections	255
7.2.6.1 ACK (Acknowledge)	255
7.2.6.2 CREDIT_BLOCKED	255
7.2.6.3 DONE	255
7.2.6.4 EOF (End of frame)	255
7.2.6.5 NAK (Negative acknowledgement)	255
7.2.6.6 RRDY (Receiver ready)	256
7.2.6.7 SOF (Start of frame)	256
7.2.7 Primitives used only inside STP connections and on SATA physical links	256
7.2.7.1 SATA_ERROR	256
7.2.7.2 SATA_PMACK, SATA_PMNAK, SATA_PMREQ_P and SATA_PMREQ_S (Power management acknowledgements and requests)	256
7.2.7.3 SATA_HOLD and SATA_HOLD_A (Hold and hold acknowledge)	257
7.2.7.4 SATA_R_RDY and SATA_X_RDY (Receiver ready and transmitter ready)	257
7.2.7.5 Other primitives used inside STP connections and on SATA physical links	257
7.3 Clock skew management	257
7.4 Idle physical links	258
7.5 CRC	258
7.5.1 CRC overview	258
7.5.2 CRC generation	259
7.5.3 CRC checking	261
7.6 Scrambling	261
7.7 Bit order of CRC and scrambler	263
7.8 Address frames	266
7.8.1 Address frames overview	266
7.8.2 IDENTIFY address frame	268
7.8.3 OPEN address frame	270
7.9 Identification and hard reset sequence	272
7.9.1 Identification and hard reset sequence overview	272
7.9.2 SAS initiator device rules	272
7.9.3 Fanout expander device rules	273
7.9.4 Edge expander device rules	273
7.9.5 SL_IR (link layer identification and hard reset) state machines	273
7.9.5.1 SL_IR state machines overview	273
7.9.5.2 SL_IR transmitter and receiver	274

7.9.5.3 SL_IR_TIR (transmit IDENTIFY or HARD_RESET) state machine	275
7.9.5.3.1 SL_IR_TIR state machine overview	275
7.9.5.3.2 SL_IR_TIR1:Idle state	275
7.9.5.3.2.1 State description	275
7.9.5.3.2.2 Transition SL_IR_TIR1:Idle to SL_IR_TIR2:Transmit_Identify	275
7.9.5.3.2.3 Transition SL_IR_TIR1:Idle to SL_IR_TIR3:Transmit_Hard_Reset.....	275
7.9.5.3.3 SL_IR_TIR2:Transmit_Identify state.....	275
7.9.5.3.3.1 State description	275
7.9.5.3.3.2 Transition SL_IR_TIR2:Transmit_Identify to SL_IR_TIR4:Completed.....	275
7.9.5.3.4 SL_IR_TIR3:Transmit_Hard_Reset state	276
7.9.5.3.4.1 State description	276
7.9.5.3.4.2 Transition SL_IR_TIR3:Transmit_Hard_Reset to SL_IR_TIR4:Completed	276
7.9.5.3.5 SL_IR_TIR4:Completed state.....	276
7.9.5.4 SL_IR_RIF (receive IDENTIFY address frame) state machine.....	276
7.9.5.4.1 SL_IR_RIF state machine overview	276
7.9.5.4.2 SL_IR_RIF1:Idle state	276
7.9.5.4.2.1 State description	276
7.9.5.4.2.2 Transition SL_IR_RIF1:Idle to SL_IR_RIF2:Receive_Identify_Frame	276
7.9.5.4.3 SL_IR_RIF2:Receive_Identify_Frame state	276
7.9.5.4.3.1 State description	276
7.9.5.4.3.2 Transition SL_IR_RIF2:Receive_Identify_Frame to SL_IR_RIF3:Completed	277
7.9.5.4.4 SL_IR_RIF3:Completed state.....	277
7.9.5.5 SL_IR_IRC (identification and hard reset control) state machine	277
7.9.5.5.1 SL_IR_IRC state machine overview.....	277
7.9.5.5.2 SL_IR_IRC1:Idle state	277
7.9.5.5.2.1 State description	277
7.9.5.5.2.2 Transition SL_IR_IRC1:Idle to SL_IR_IRC2:Wait.....	277
7.9.5.5.3 SL_IR_IRC2:Wait state	277
7.9.5.5.3.1 State description	277
7.9.5.5.3.2 Transition SL_IR_IRC2:Wait to SL_IR_IRC3:Completed	278
7.9.5.5.4 SL_IR_IRC3:Completed state.....	278
7.10 Power management	278
7.11 SAS domain changes	278
7.12 Connections	279
7.12.1 Connections overview.....	279
7.12.2 Opening a connection	280
7.12.2.1 Connection request	280
7.12.2.2 Results of a connection request	280
7.12.3 Arbitration fairness	281
7.12.4 Arbitration and resource management in an expander device	282
7.12.4.1 Arbitration and resource management in an expander device overview.....	282
7.12.4.2 Arbitration status	283
7.12.4.3 Edge expander devices.....	283
7.12.4.4 Fanout expander devices	284
7.12.4.5 Partial Pathway Timeout timer	284
7.12.4.6 Pathway recovery.....	284
7.12.5 Aborting a connection request	285
7.12.6 Closing a connection	287
7.12.7 Breaking a connection	288
7.13 Rate matching	288
7.14 SL (link layer for SAS phys) state machines	291
7.14.1 SL state machines overview	291
7.14.2 SL transmitter and receiver.....	293
7.14.3 SL_RA (receive OPEN address frame) state machine	294
7.14.4 SL_CC (connection control) state machine	295
7.14.4.1 SL_CC state machine overview	295
7.14.4.2 SL_CC0:Idle state	296
7.14.4.2.1 State description	296
7.14.4.2.2 Transition SL_CC0:Idle to SL_CC1:ArbSel	296
7.14.4.2.3 Transition SL_CC0:Idle to SL_CC2:Selected	296

7.14.4.3 SL_CC1:ArbSel state	296
7.14.4.3.1 State description	296
7.14.4.3.2 Transition SL_CC1:ArbSel to SL_CC0:Idle	297
7.14.4.3.3 Transition SL_CC1:ArbSel to SL_CC2:Selected	297
7.14.4.3.4 Transition SL_CC1:ArbSel to SL_CC3:Connected	297
7.14.4.3.5 Transition SL_CC1:ArbSel to SL_CC5:BreakWait	298
7.14.4.3.6 Transition SL_CC1:ArbSel to SL_CC6:Break	298
7.14.4.4 SL_CC2:Selected state	298
7.14.4.4.1 State description	298
7.14.4.4.2 Transition SL_CC2:Selected to SL_CC0:Idle	298
7.14.4.4.3 Transition SL_CC2:Selected to SL_CC3:Connected	299
7.14.4.4.4 Transition SL_CC2:Selected to SL_CC6:Break	299
7.14.4.5 SL_CC3:Connected state	299
7.14.4.5.1 State description	299
7.14.4.5.2 Transition SL_CC3:Connected to SL_CC4:DisconnectWait	299
7.14.4.5.3 Transition SL_CC3:Connected to SL_CC5:BreakWait	299
7.14.4.5.4 Transition SL_CC3:Connected to SL_CC6:Break	299
7.14.4.5.5 Transition SL_CC3:Connected to SL_CC7:CloseSTP	299
7.14.4.6 SL_CC4:DisconnectWait state	299
7.14.4.6.1 State description	299
7.14.4.6.2 Transition SL_CC4:DisconnectWait to SL_CC0:Idle	300
7.14.4.6.3 Transition SL_CC4:DisconnectWait to SL_CC5:BreakWait	300
7.14.4.6.4 Transition SL_CC4:DisconnectWait to SL_CC6:Break	300
7.14.4.7 SL_CC5:BreakWait state	300
7.14.4.7.1 State description	300
7.14.4.7.2 Transition SL_CC5:BreakWait to SL_CC0:Idle	300
7.14.4.8 SL_CC6:Break state	300
7.14.4.8.1 State description	300
7.14.4.8.2 Transition SL_CC6:Break to SL_CC0:Idle	300
7.14.4.9 SL_CC7:CloseSTP state	300
7.14.4.9.1 State description	300
7.14.4.9.2 Transition SL_CC7:CloseSTP to SL_CC0:Idle	301
7.15 XL (link layer for expander phys) state machine	301
7.15.1 XL state machine overview	301
7.15.2 XL transmitter and receiver	304
7.15.3 XL0:Idle state	306
7.15.3.1 State description	306
7.15.3.2 Transition XL0:Idle to XL1:Request_Path	306
7.15.3.3 Transition XL0:Idle to XL5:Forward_Open	306
7.15.4 XL1:Request_Path state	306
7.15.4.1 State description	306
7.15.4.2 Transition XL1:Request_Path to XL0:Idle	307
7.15.4.3 Transition XL1:Request_Path to XL2:Request_Open	307
7.15.4.4 Transition XL1:Request_Path to XL4:Open_Reject	307
7.15.4.5 Transition XL1:Request_Path to XL5:Forward_Open	308
7.15.4.6 Transition XL1:Request_Path to XL9:Break	308
7.15.5 XL2:Request_Open state	308
7.15.5.1 State description	308
7.15.5.2 Transition XL2:Request_Open to XL3:Open_Confirm_Wait	308
7.15.6 XL3:Open_Confirm_Wait state	308
7.15.6.1 State description	308
7.15.6.2 Transition XL3:Open_Confirm_Wait to XL0:Idle	309
7.15.6.3 Transition XL3:Open_Confirm_Wait to XL1:Request_Path	309
7.15.6.4 Transition XL3:Open_Confirm_Wait to XL5:Forward_Open	309
7.15.6.5 Transition XL3:Open_Confirm_Wait to XL7:Connected	309
7.15.6.6 Transition XL3:Open_Confirm_Wait to XL9:Break	309
7.15.6.7 Transition XL3:Open_Confirm_Wait to XL10:Break_Wait	309
7.15.7 XL4:Open_Reject state	309
7.15.7.1 State description	309
7.15.7.2 Transition XL4:Open_Reject to XL0:Idle	310

7.15.8 XL5:Forward_Open state.....	310
7.15.8.1 State description	310
7.15.8.2 Transition XL5:Forward_Open to XL6:Open_Response_Wait.....	310
7.15.9 XL6:Open_Response_Wait state	310
7.15.9.1 State description	310
7.15.9.2 Transition XL6:Open_Response_Wait to XL0:Idle.....	311
7.15.9.3 Transition XL6:Open_Response_Wait to XL1:Request_Path.....	311
7.15.9.4 Transition XL6:Open_Response_Wait to XL2:Request_Open	311
7.15.9.5 Transition XL6:Open_Response_Wait to XL7:Connected	311
7.15.9.6 Transition XL6:Open_Response_Wait to XL9:Break	312
7.15.9.7 Transition XL6:Open_Response_Wait to XL10:Break_Wait.....	312
7.15.10 XL7:Connected state	312
7.15.10.1 State description	312
7.15.10.2 Transition XL7:Connected to XL8:Close_Wait.....	312
7.15.10.3 Transition XL7:Connected to XL9:Break.....	312
7.15.10.4 Transition XL7:Connected to XL10:Break_Wait.....	312
7.15.11 XL8:Close_Wait state	313
7.15.11.1 State description	313
7.15.11.2 Transition XL8:Close_Wait to XL0:Idle.....	313
7.15.11.3 Transition XL8:Close_Wait to XL9:Break.....	313
7.15.11.4 Transition XL8:Close_Wait to XL10:Break_Wait.....	313
7.15.12 XL9:Break state	313
7.15.12.1 State description	313
7.15.12.2 Transition XL9:Break to XL0:Idle.....	313
7.15.13 XL10:Break_Wait state	314
7.15.13.1 State description	314
7.15.13.2 Transition XL10:Break_Wait to XL0:Idle	314
7.16 SSP link layer	314
7.16.1 Opening an SSP connection.....	314
7.16.2 Full duplex	314
7.16.3 SSP frame transmission and reception.....	314
7.16.4 SSP flow control	315
7.16.5 Interlocked frames	315
7.16.6 Breaking an SSP connection	317
7.16.7 Closing an SSP connection	317
7.16.8 SSP (link layer for SSP phys) state machines.....	318
7.16.8.1 SSP state machines overview.....	318
7.16.8.2 SSP transmitter and receiver	321
7.16.8.3 SSP_TIM (transmit interlocked frame monitor) state machine.....	322
7.16.8.4 SSP_TCM (transmit frame credit monitor) state machine.....	323
7.16.8.5 SSP_D (DONE control) state machine.....	323
7.16.8.6 SSP_TF (transmit frame control) state machine	324
7.16.8.6.1 SSP_TF state machine overview.....	324
7.16.8.6.2 SSP_TF1:Connected_Idle state	324
7.16.8.6.2.1 State description	324
7.16.8.6.2.2 Transition SSP_TF1:Connected_Idle to SSP_TF2:Tx_Wait.....	324
7.16.8.6.2.3 Transition SSP_TF1:Connected_Idle to SSP_TF4:Transmit_DONE.....	325
7.16.8.6.3 SSP_TF2:Tx_Wait state	325
7.16.8.6.3.1 State description	325
7.16.8.6.3.2 Transition SSP_TF2:Tx_Wait to SSP_TF3:Transmit_Frame.....	325
7.16.8.6.3.3 Transition SSP_TF2:Tx_Wait to SSP_TF4:Transmit_DONE.....	325
7.16.8.6.4 SSP_TF3:Transmit_Frame state	325
7.16.8.6.4.1 State description	325
7.16.8.6.4.2 Transition SSP_TF3:Transmit_Frame to SSP_TF1:Connected_Idle.....	326
7.16.8.6.5 SSP_TF4:Transmit_DONE state	326
7.16.8.7 SSP_RF (receive frame control) state machine	326
7.16.8.8 SSP_RCM (receive frame credit monitor) state machine.....	327
7.16.8.9 SSP_RIM (receive interlocked frame monitor) state machine.....	327
7.16.8.10 SSP_TC (transmit credit control) state machine	328
7.16.8.11 SSP_TAN (transmit ACK/NAK control) state machine.....	328

7.17 STP link layer	328
7.17.1 STP frame transmission and reception	328
7.17.2 STP initiator phy throttling	329
7.17.3 STP flow control	329
7.17.4 Continued primitive sequence	332
7.17.5 Affiliations	332
7.17.6 Opening an STP connection	333
7.17.7 Closing an STP connection	334
7.17.8 STP connection management examples	334
7.17.9 STP (link layer for STP phys) state machines	336
7.17.10 SMP target port support	337
7.18 SMP link layer	337
7.18.1 SMP frame transmission and reception	337
7.18.2 SMP flow control	337
7.18.3 Closing an SMP connection	337
7.18.4 SMP (link layer for SMP phys) state machines	337
7.18.4.1 SMP state machines overview	337
7.18.4.2 SMP transmitter and receiver	337
7.18.4.3 SMP_IP (link layer for SMP initiator phys) state machine	338
7.18.4.3.1 SMP_IP state machine overview	338
7.18.4.3.2 SMP_IP1:Idle state	339
7.18.4.3.2.1 State description	339
7.18.4.3.2.2 Transition SMP_IP1:Idle to SMP_IP2:Transmit_Frame	339
7.18.4.3.3 SMP_IP2:Transmit_Frame state	339
7.18.4.3.3.1 State description	339
7.18.4.3.3.2 Transition SMP_IP2:Transmit_Frame to SMP_IP3:Receive_Frame	340
7.18.4.3.4 SMP_IP3:Receive_Frame state	340
7.18.4.4 SMP_TP (link layer for SMP target phys) state machine	340
7.18.4.4.1 SMP_TP state machine overview	340
7.18.4.4.2 SMP_TP1:Receive_Frame state	341
7.18.4.4.2.1 State description	341
7.18.4.4.2.2 Transition SMP_TP1:Receive_Frame to SMP_TP2:Transmit_Frame	342
7.18.4.4.3 SMP_TP2:Transmit_Frame state	342
8 Port layer	343
8.1 Port layer overview	343
8.2 PL (port layer) state machines	343
8.2.1 PL state machines overview	343
8.2.2 PL_OC (port layer overall control) state machine	345
8.2.2.1 PL_OC state machine overview	345
8.2.2.2 PL_OC1:Idle state	346
8.2.2.2.1 PL_OC1:Idle state description	346
8.2.2.2.2 Transition PL_OC1:Idle to PL_OC2:Overall_Control	347
8.2.2.3 PL_OC2:Overall_Control state	347
8.2.2.3.1 PL_OC2:Overall_Control state overview	347
8.2.2.3.2 PL_OC2:Overall_Control state establishing connections	347
8.2.2.3.3 PL_OC2:Overall_Control state connection established	350
8.2.2.3.4 PL_OC2:Overall_Control state unable to establish a connection	350
8.2.2.3.5 PL_OC2:Overall_Control state connection management	351
8.2.2.3.6 PL_OC2:Overall_Control state frame transmission	352
8.2.2.3.7 PL_OC2:Overall_Control state frame transmission cancellations	353
8.2.2.3.8 Transition PL_OC2:Overall_Control to PL_OC1:Idle	353
8.2.3 PL_PM (port layer phy manager) state machine	354
8.2.3.1 PL_PM state machine overview	354
8.2.3.2 PL_PM1:Idle state	356
8.2.3.2.1 PL_PM1:Idle state description	356
8.2.3.2.2 Transition PL_PM1:Idle to PL_PM2:Req_Wait	357
8.2.3.2.3 Transition PL_PM1:Idle to PL_PM3:Connected	357
8.2.3.3 PL_PM2:Req_Wait state	357
8.2.3.3.1 PL_PM2:Req_Wait state overview	357

8.2.3.3.2 PL_PM2:Req_Wait establishing a connection.....	357
8.2.3.3.3 PL_PM2:Req_Wait connection established.....	357
8.2.3.3.4 PL_PM2:Req_Wait unable to establish a connection.....	358
8.2.3.3.5 PL_PM2:Req_Wait connection management.....	358
8.2.3.3.6 Transition PL_PM2:Req_Wait to PL_PM1:Idle.....	358
8.2.3.3.7 Transition PL_PM2:Req_Wait to PL_PM3:Connected.....	358
8.2.3.3.8 Transition PL_PM2:Req_Wait to PL_PM4:Wait_For_Close.....	359
8.2.3.4 PL_PM3:Connected state	359
8.2.3.4.1 PL_PM3:Connected state description	359
8.2.3.4.2 Transition PL_PM3:Connected to PL_PM1:Idle	361
8.2.3.5 PL_PM4:Wait_For_Close state	361
8.2.3.5.1 PL_PM4:Wait_For_Close state description.....	361
8.2.3.5.2 Transition PL_PM4:Wait_For_Close to PL_PM1:Idle.....	361
9 Transport layer	362
9.1 Transport layer overview	362
9.2 SSP transport layer	362
9.2.1 SSP frame format	362
9.2.2 Information units	364
9.2.2.1 COMMAND frame - Command information unit.....	364
9.2.2.2 TASK frame - Task Management Function information unit	366
9.2.2.3 XFER_RDY frame - Transfer Ready information unit	367
9.2.2.4 DATA frame - Data information unit	368
9.2.2.5 RESPONSE frame - Response information unit	369
9.2.2.5.1 RESPONSE frame - Response information unit overview	369
9.2.2.5.2 Response information unit - NO_DATA format.....	371
9.2.2.5.3 Response information unit - RESPONSE_DATA format.....	371
9.2.2.5.4 Response information unit - SENSE_DATA format.....	372
9.2.3 Sequences of SSP frames.....	372
9.2.3.1 Sequences of SSP frames overview	372
9.2.3.2 Task management function sequence of SSP frames	372
9.2.3.3 Non-data command sequence of SSP frames	373
9.2.3.4 Write command sequence of SSP frames	373
9.2.3.5 Read command sequence of SSP frames	374
9.2.3.6 Bidirectional command sequence of SSP frames	374
9.2.4 SSP transport layer handling of link layer errors.....	375
9.2.4.1 SSP transport layer handling of link layer errors overview.....	375
9.2.4.2 COMMAND frame - handling of link layer errors.....	375
9.2.4.3 TASK frame - handling of link layer errors	376
9.2.4.4 XFER_RDY frame - handling of link layer errors.....	376
9.2.4.4.1 XFER_RDY frame overview	376
9.2.4.4.2 XFER_RDY frame with transport layer retries enabled	376
9.2.4.4.3 XFER_RDY frame with transport layer retries disabled.....	377
9.2.4.5 DATA frame - handling of link layer errors	377
9.2.4.5.1 DATA frame overview.....	377
9.2.4.5.2 DATA frame with transport layer retries enabled.....	377
9.2.4.5.3 DATA frame with transport layer retries disabled	378
9.2.4.6 RESPONSE frame - handling of link layer errors.....	378
9.2.5 SSP transport layer error handling summary.....	378
9.2.5.1 SSP transport layer error handling summary introduction.....	378
9.2.5.2 SSP initiator port transport layer error handling summary	378
9.2.5.3 SSP target port transport layer error handling summary.....	379
9.2.6 ST (transport layer for SSP ports) state machines	380
9.2.6.1 ST state machines overview	380
9.2.6.2 ST_I (transport layer for SSP initiator ports) state machines	381
9.2.6.2.1 ST_I state machines overview.....	381
9.2.6.2.2 ST_IFR (initiator frame router) state machine	383
9.2.6.2.2.1 ST_IFR state machine overview	383
9.2.6.2.2.2 Processing transport protocol service requests	383
9.2.6.2.2.3 Processing Frame Received confirmations.....	384