

SLOVENSKI STANDARD SIST HD 593.1 S1:1997

01-avgust-1997

Mikroprocesorski sistem BUS za 8- in 16-bitne podatke (MULTIBUS I) - 1. del: Funkcionalni opis z električnimi in časovnimi specifikacijami (IEC 60796-1:1990)

Microprocessor system BUS - 8-bit and 16-bit data (MULTIBUS I) -- Part 1: Functional description with electrical and timing specifications

Mikroprozessor-Systembus I für 8 Bit- und 16 Bit-Datenübertragung (MULTIBUS I) -- Teil 1: Funktionsbeschreibung, elektrische Anforderungen und Zeitverhalten

BUS système à microprocesseurs - Données: 8 bits et 16 bits (MULTIBUS 1) -- Partie 1: Description fonctionnelle avec spécifications électriques et chronologiques

https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4fla-90d7-

Ta slovenski standard je istoveten z: HD 593.1 S1:1997

ICS:

35.160 Mikroprocesorski sistemi Microprocessor systems

SIST HD 593.1 S1:1997

en



iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST HD 593.1 S1:1997</u> https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7be1424b70c05/sist-hd-593-1-s1-1997

HARMONIZATION DOCUMENT

HD 593.1 S1

DOCUMENT D'HARMONISATION

HARMONISIERUNGSDOKUMENT

September 1992

UDC 621.382:681.3.02:681.327.8

Descriptors: Data bus, microprocessor, electrical description

ENGLISH VERSION

Microprocessor system bus - 8-bit and 16-bit data (MULTIBUS I) Part 1: Functional description with electrical and timing specifications (IEC 796-1:1990)

Bus système à microprocesseurs Données: 8 bits et 16 bits (MULTIBUS I) Première partie: Description fonctionnelle avec spécifications électriques et chronologiques (CEI 796-1:1990) Mikroprozessor-Systembus I für 8 Bit- und 16 Bit-Datenübertragung (MULTIBUS I) Teil 1: Funktionsbeschreibung, elektrische Anforderungen und Zeitverhalten

iTeh STANDARD'PREVIEW

(standards.iteh.ai)

This Harmonization Document was approved by CENELECOGN 1992-06-16. CENELEC members are bounds tone comply with the democratic Daternal Regulations which stipulate the conditions for implementiation of station Document on a national level.

Up-to-date lists and bibliographical references concerning national implementation may be obtained on application to the Central Secretariat or to any CENELEC member.

This Harmonization Document exists in three official versions (English, French. German).

CENELEC members are the national electrotechnical committees of Austria, Belgium, Denmark, Finland, France, Germany, Greece, Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland and United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B-1050 Brussels

(c) 1992 Copyright reserved to CENELEC members

Ref. No. HD 593.1 S1:1992 E

Page 2 HD 593.1 S1:1992

FOREWORD

The CENELEC questionnaire procedure, performed for finding out whether or not the International Standard IEC 796-1:1990 could be accepted without textual changes, has shown that no common modifications were necessary for the acceptance as Harmonization Document.

The reference document was submitted to the CENELEC members for formal vote and was approved by CENELEC as HD 593.1 S1 on 16 June 1992.

The following dates were fixed:

-	latest date of announcement of the HD at national level	(doa)	1992-12-01
	latest date of publication of a harmonized national standard	(dop)	1993-06-01
	latest date of withdrawal of conflicting national standards	(dow)	1993-06-01

For products which have complied with the relevant national standard before 1993-06-01, as shown by the manufacturer or by a certification body, this previous standard may continue to apply for production until 1998-06-01. (standards.iten.al)

Annexes designated "normative<u>" sare part sof 957</u> he body of the standard. In this standard, annex ZA is normative sist/146d0f56-0aa2-4fla-90d7be1424b70c05/sist-hd-593-1-s1-1997

ENDORSEMENT NOTICE

The text of the International Standard IEC 796-1:1990 was approved by CENELEC as a Harmonization Document without any modification.

Page 3 HD 593.1 S1:1992

ANNEX ZA (normative)

OTHER INTERNATIONAL PUBLICATIONS QUOTED IN THIS STANDARD WITH THE REFERENCES OF THE RELEVANT EUROPEAN PUBLICATIONS

When the international publication has been modified by CENELEC common modifications, indicated by (mod), the relevant EN/HD applies.

IEC Publication	Date	Title	EN/HD	Date
625-1	1979	An interface system for programmable measuring instruments (byte serial, bit parallel) - Part 1: Functional specifications, electrical specifications, mechanical specifications, system applications and requirements for the designer and user	HD 414.1 S1	1981

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST HD 593.1 S1:1997

https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7be1424b70c05/sist-hd-593-1-s1-1997



iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST HD 593.1 S1:1997</u> https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7be1424b70c05/sist-hd-593-1-s1-1997

NORME INTERNATIONALE INTERNATIONAL STANDARD

CEI IEC 60796-1

Première édition First edition 1990-09

Bus système à microprocesseurs – Données: 8 bits et 16 bits (MULTIBUS I)

Première partie:

Description fonctionnelle avec spécifications

(standards.iteh.ai)

Microprocessor system bus – https://8-bit.and_16-bit.data_(MULTIBUS.d)/-

be1424b70c05/sist-hd-593-1-s1-1997

Part 1:

Functional description with electrical and timing specifications

© IEC 1990 Droits de reproduction réservés - Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'éditeur. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission3, rue de Varembé Geneva, SwitzerlandTelefax: +41 22 919 0300e-mail: inmail@iec.chIEC web site http: //www.iec.ch



Commission Electrotechnique Internationale International Electrotechnical Commission Международная Электротехническая Комиссия



Pour prix, voir catalogue en vigueur For price, see current catalogue

XA

- 3 -

CONTENTS

Page

FOREWORD	9
PREFACE	13
INTRODUCTION	13

SECTION ONE - GENERAL

Clause

1.1	Scope	13
1.2	Object	15
1.3	Definitions	15
1.3.1	General System Terms	15
1.3.1.1	Compatibility (IEC Publication 625-1)	15
1.3.1.2	Bus Cycle	17
1.3.1.3	Interface (IEC Publication 625-1)	17
1.3.1.4	Interface System (IEG Publication 625-1)	17
1.3.1.5	Override STANDARD TREVIL W	17
1.3.1.6	System(standards.iteh.ai)	17
1.3.2	Signals and Paths (IEC Publication 625-1)	17
1.3.2.1	Bus (IEC Publication 625-1)	17
1.3.2.2	Byte <u>SIST HD 593.1 S1:1997</u> Worthers://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7-	17
1.3.2.3	Wohttes://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7-	17
1.3.2.4	Signal (IEC Publications 625-51)-1-s1-1997	17
1.3.2.5	Signal Parameter (IEC Publication 625-1)	19
1.3.2.6	Signal Level (IEC Publication 625-1)	19
1.3.2.7	High State (IEC Publication 625-1)	19
1.3.2.8	Low State (IEC Publication 625-1)	19
1.3.2.9	Signal Line (IEC Publication 625-1)	19
1.3.2.10	Master	19
1.3.2.11	Slave	19

SECTION TWO - FUNCTIONAL SPECIFICATIONS

2.1	Bus Elements	21
2.1.1	Masters	
2.1.2		23
2.1.3	Bus Signals	23
2.1.3.1		25
2.1.3.1.1		25
	Command Lines (MWTC*, MRDC*, IOWC*, IORC*)	25
2.1.3.1.3	Transfer Acknowledge Line (XACK*)	27
	Initialize (INIT*)	
2.1.3.1.5	Lock (LOCK*)	27
2.1.3.2	Address and Inhibit Lines	27

.

Clause

Page

$\begin{array}{c} 2.1.3.2.1\\ 2.1.3.2.2\\ 2.1.3.2.3\\ 2.1.3.3\\ 2.1.3.4\\ 2.1.3.4.2\\ 2.1.3.5\\ 2.1.3.5.2\\ 2.1.3.5.2\\ 2.1.3.5.3\\ 2.1.3.5.4\\ 2.2\\ 2.2.1\\ 2.2.2\\ 2.2.1\\ 2.2.2\\ 2.2.1\\ 2.2.2\\ 2.2.2.1\\ 2.2.2\\ 2.2.2.3\\ 2.2.2.5.2\\ 2.2.2.5.1\\ 2.2.2.5.2\\ 2.2.2.5.3\\ 2.2.2.5.4\\ 2.2.2.5.4\\ 2.2.5.2\\ 2.2.5.4\\ 2.2.5.4\\ 2.2.5.2\\ 2.3.2\\ 2.3.1\\ 2.3.1.1\\ 2.3.1.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.3.2\\ 2.4\\ 2.4.1\\ 2.4.1.3\\ 2.4.1.3\\ 2.4.1.4\\ 2.4.1.5\\ 2.4.1.6\\ 2.4.2\\ 2.4.1\\ 3.4.2\\ 3.4.2\\ 3.4.3\\ 3.4.1\\ 3.5\\ 3.4.1.6\\ 3.4.2\\ 3.4.3\\ 3.4.3\\ 3.4.1.6\\ 3.4.2\\ 3.4.3\\ 3.4.3\\ 3.4.1.6\\ 3.4.2\\ 3.4.3\\ 3.4.3\\ 3.4.3\\ 3.4.1.6\\ 3.4.2\\ 3.4.3\\ 3.4.3\\ 3.4.3\\ 3.4.3\\ 3.4.1.6\\ 3.4.2\\ 3.4.3\\ 3$	Address Lines (24 lines) Byte High Enable Line (BHEN*) Inhibit Lines (INHI* and INH2*) Data Lines (D0*-D15*) Interrupt Lines Interrupt Request Lines (INT0*-INT7*) Bus Exchange Lines Bus Request (BREQ*) Bus Priority (BPRN* and BPRO*) Bus Busy (BUSY*) Common Bus Request (CBRQ*) Data Transfer Operation Data Transfer Overview Signal Descriptions Initialize (INIT*) Constant Clock (CCLK*) Address Lines (A0*-A23*) Data Lines (D0*-D15*) Bus Commands Read Operation Transfer Acknowledge (XACK*) Inhibit" (INH1* and INH2*) D PREVIEW Lock (LOCK*) Interrupt Operations and site A: Transfer Acknowledge (INTA*)? Interrupt Operations and site A: Interrupt Operations and site A: Interrupt Operations and site A: Interrupt Request Lines (INT0*-INT7*) I	$\begin{array}{c} 27\\ 27\\ 29\\ 29\\ 29\\ 29\\ 29\\ 29\\ 29\\ 29\\ 29\\ 29$
2.4.2.1 2.4.2.2	Serial Priority Technique Parallel Arbitration Technique	65 65
	SECTION THREE - ELECTRICAL SPECIFICATIONS	

3.1	General Bus Considerations	69
3.1.1	Logical and Electrical State Relationships	69
3.1.2	Signal Line Characteristics	71
3.1.2.1	In-Use Signal Line Requirements	71
3.1.2.2	Backplane Signal Trace Characteristics	73

- 7 -

Clause		Page
Clause 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.4.1 3.2.4.2	Power Supply Specification Temperature and Humidity Timing Read Operations (I/O and Memory) Write Operations (I/O and Memory) Inhibit Operations Interrupt Implementations NBV Interrupts BV Interrupts.	Page 73 79 79 85 85 87 87 89 89
3.2.5 3.2.5.1 3.2.5.2 3.2.6 3.3	Bus Control Exchanges Serial Priority Parallel Priority Miscellaneous Timing Receivers, Drivers and Terminations	91 93 95 95 97

SECTION FOUR - LEVELS OF COMPLIANCE

4.1	Variable Elements of Capability	105
4.1.1	Data Path	105
4.1.2	Memory Address Path	105
4.1.3	I/O Address Path	105
4.1.4	Interrupt Attributes D.A.R.D. P.R.F.V.F.W	105
4.2	Masters and Slaves	107
4.3		109
4.3.1	Data Path	109
4.3.2	Memory Address Path	109
4.3.3	I/O Address Path 110 593.1 S1:1997	109
4.3.4	Interrupt Attributes	109
4.3.5	Memory Address Path I/O Address Path Interrupt Attributes Example be1424b70c05/sist-hd-593-1-s1-1997	109
4.3.6		111

796-1 © IEC

- 9 -

INTERNATIONAL ELECTROTECHNICAL COMMISSION

MICROPROCESSOR SYSTEM BUS - 8-BIT AND 16-BIT DATA (MULTIBUS I)

Part 1: Functional description with electrical and timing specifications

FOREWORD

- 1) The formal decisions or agreements of the IEC on technical matters, prepared by Technical Committees on which all the National Committees having a special interest therein are represented, express, as nearly as possible, an international consensus of opinion on the subjects dealt with.
- 2) They have the form of recommendations for international use and they are accepted by the National Committees in that sense.
- 3) In order to promote international unification, the IEC expresses the wish that all National Committees should adopt the text of the IEC recommendation for their national rules in so far as national conditions will permit. Any divergence between the IEC recommendation and the corresponding national rules should, as far as possible, be clearly indicated in the latter <u>NISTHD 593.1 S1:1997</u>

https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7-

4) The IEC has not laid down any procedure concerning marking as an indication of approval and has no responsibility when an item of equipment is declared to comply with one of its recommendations.

PREFACE

This standard has been prepared by Sub-Committee 47B*: Microprocessor Systems, of IEC Technical Committee No. 47: Semiconductor Devices.

This standard forms Part 1 of a series of publications, the other parts being:

- Publication 796-2 (1990): Microprocessor system bus 8-bit and 16-bit data (MULTIBUS I) - Part 2: Mechanical and pin descriptions for the system bus configuration, with edge connectors (direct).
- Publication 796-3 (1990): Part 3: Mechanical and pin descriptions for the Eurocard configuration with pin and socket (indirect) connectors.

796-1 © IEC

- 11 -

The text of this standard is based upon the following documents:

Six Months' Rule	Report on Voting
47B(CO)8	47B(CO)14

Full information on the voting for the approval of this standard can be found in the Voting Report indicated in the above table.

The following IEC publication is guoted in this standard:

Publication No. 625-1 (1979):

79): An interface system for programmable measuring instruments (byte serial, bit parallel), Part 1: Functional specifications, electrical specifications, mechanical specifications, system applications and requirements for the designer and user.

iTeh STAND<u>ARD</u> PREVIEW (standards.iteh.ai)

<u>SIST HD 593.1 S1:1997</u> https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7be1424b70c05/sist-hd-593-1-s1-1997

* IEC Sub-Committee 47B has now been transferred to ISO/IEC JTC 1.

This standard was approved according to IEC procedures and is therefore published as an IEC standard.

- 13 -

MICROPROCESSOR SYSTEM BUS - 8-BIT AND 16-BIT DATA (MULTIBUS 1)

Part 1: Functional description with electrical and timing specifications

INTRODUCTION

This standard is one of a series which deals with the electrical and mechanical interfaces to allow various microprocessor system components to interact with each other. The interface bus serves as a parallel transfer and utility signal interconnect for closely coupled system components. The series consists of one functional description and two alternative mechanical standards.

SECTION ONE - GENERAL

1.1 Scope

This standard is applicable to interface system components, for use in interconnecting data processing, data storage, and peripheral control devices in a closely coupled configuration. This interface system contains the necessary signals to allow the various system components to interact with each sother. It allows memory and Input/ Output (11/O) adata transfersud direct to memory - 4 accesses, generation of interrupts, etc. This 2 standard provides 9 a detailed description of all the elements and features that make up the system bus.

The bus supports two independent address spaces: memory and I/O. During memory cycles the bus allows direct addressability of up to 16 megabytes using 24-bit addressing. During I/O bus cycles, the bus allows addressing of up to 64K I/O ports using 16-bit addressing. Both memory and I/O cycles can support 8-bit data transfers.

The bus structure is built upon the master-slave concept where the master device in the system takes control of the bus and the slave device, upon decoding its address, acts upon the command provided by the master. This handshake (master-slave relationship) between the master and slave devices allows modules of different speeds to be interfaced via the bus. It also allows data rates up to five million transfers per second (bytes or words) to take place across the bus.

Another important feature of the bus is the ability to connect multiple master modules for multiprocessing configurations. The bus provides control signals for connecting multiple masters in either a serial or parallel priority fashion. With either of these two arrangements, more than one master may share bus resources.

- 15 -

This standard has been prepared for those users who intend to evaluate or design products that will be compatible with the system bus structure. To this end, the necessary signal definitions and timing and electrical specifications have been covered in detail.

This standard deals only with the interface characteristics of microcomputer devices and not with design specifications, performance requirements, and safety requirements of modules.

Throughout this standard, the term "system" denotes the byte or word interface system that, in general, includes all the circuits, connectors, and control protocol to effect unambiguous data transfer between devices. The term "device" or "module" denotes any product connected to the interface system that communicates information via the bus, and that conforms to the interface system definition.

1.2 Object

This standard is intended to:

- 1) define a general purpose microcomputer system bus;
- specify the device-independent electrical and functional interface requirements that a module shall meet in order to interconnect and communicate unambiguously via the bus system;
- 3) specify the terminology and definitions related to the system; https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4fla-90d7-
- 4) enable the interconnection of ⁵⁹ independently manufactured devices into a single functional system;
- 5) permit products with a wide range of capabilities to be interconnected to the system simultaneously;
- 6) define a system with a minimum of restrictions on the performance characteristics of devices connected to the system.

1.3 **Definitions**

The following general definitions apply for the purpose of this standard. More detailed definitions can be found in the relevant sub-clause.

- 1.3.1 General System Terms
- 1.3.1.1 *Compatibility* (IEC Publication 625-1)

The degree to which devices may be interconnected and used, without modification, when designed as defined throughout this standard (e.g. mechanical, electrical, functional).

- 17 -

1.3.1.2 Bus Cycle

The process whereby digital signals effect the transfer of data bytes or words across the interface by means of an interlocked sequence of control signals. "Interlocked" denotes a fixed sequence of events in which one event shall occur before the next event can occur.

1.3.1.3 Interface (IEC Publication 625-1)

A common boundary between a considered system and another system, or between parts of a system, through which information is conveyed.

1.3.1.4 Interface System (IEC Publication 625-1)

The set of device-independent mechanical, electrical and functional elements of an interface necessary to effect communication among a set of devices. Cables, connectors, driver and receiver circuits, signal line descriptions, timing and control conventions and functional logic circuits are typical system elements.

1.3.1.5 Override

A bus master overrides the bus control logic when it is necessary to guarantee itself back-to-back bus cycles. This is called "overriding" or "locking" the bus, temporarily preventing other masters from using the bus.

SIST HD 593.1 S1:1997 https://standards.iteh.ai/catalog/standards/sist/146d0f56-0aa2-4f1a-90d7be1424b70c05/sist-hd-593-1-s1-1997

1.3.1.6 System

A set of interconnected elements which achieve a given objective through the performance of a specified function.

1.3.2 Signals and Paths (IEC Publication 625-1)

1.3.2.1 Bus (IEC Publication 625-1)

A signal line or a set of signal lines used by an interface system to which a number of devices are connected and over which messages are carried.

1.3.2.2 Byte

A group of eight concurrent binary digits operated on as a unit.

1.3.2.3 Word

Two bytes or sixteen bits operated on as a unit.

1.3.2.4 Signal (IEC Publication 625-1)

The physical representation of information.