

SLOVENSKI STANDARD SIST EN 61189-5-1:2016

01-december-2016

Preskusne metode za električne materiale, tiskane plošče ter druge povezovalne strukture in sestave - 5-1. del: Splošne preskusne metode za materiale in sestave - Navodilo za sestave plošč tiskanih vezij

Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-1: General test methods for materials and assemblies - Guidance for printed board assemblies

iTeh STANDARD PREVIEW (standards.iteh.ai)

Méthodes d'essai pour les matériaux électriques, les cartes imprimées et autres structures d'interconnexion et ensembles à Partie 5-17 Méthodes d'essai générales pour les matériaux et assemblages - Lignes directrices pour les assemblages de cartes à circuit imprimé

Ta slovenski standard je istoveten z: EN 61189-5-1:2016

ICS:

31.180 Tiskana vezja (TIV) in tiskane Printed circuits and boards

plošče

31.190 Sestavljeni elektronski Electronic component

elementi assemblies

SIST EN 61189-5-1:2016 en

SIST EN 61189-5-1:2016

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 61189-5-1:2016</u> https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-8ee592a740fc/sist-en-61189-5-1-2016 EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM EN 61189-5-1

September 2016

ICS 31.180

English Version

Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-1: General test methods for materials and assemblies - Guidance for printed board assemblies

(IEC 61189-5-1:2016)

Méthodes d'essai pour les matériaux électriques, les cartes imprimées et autres structures d'interconnexion et ensembles - Partie 5-1: Méthodes d'essai générales pour les matériaux et assemblages - Lignes directrices pour les assemblages de cartes à circuit imprimé (IEC 61189-5-1:2016)

Prüfverfahren für Elektromaterialien, Leiterplatten und andere Verbindungsstrukturen und Baugruppen - Teil 5-1: Allgemeine Prüfverfahren für Materialien und Baugruppen - Leitfaden für Baugruppen von Leiterplatten (IEC 61189-5-1:2016)

iTeh STANDARD PREVIEW

This European Standard was approved by CENELEC on 2016-08-09. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member $\underline{\text{CIST}}$ $\underline{\text{EN}}$ $\underline{\text{61189-5-1:2016}}$

https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-

This European Standard exists in three official versions (English, French) German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Avenue Marnix 17, B-1000 Brussels

EN 61189-5-1:2016

European foreword

The text of document 91/1273/CDV, future edition 1 of IEC 61189-5-1, prepared by IEC/TC 91 "Electronics assembly technology" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN 61189-5-1:2016.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement
- latest date by which the national standards conflicting with the document have to be withdrawn

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC [and/or CEN] shall not be held responsible for identifying any or all such patent rights.

Endorsement notice

The text of the International Standard IEC 61189-5-1:2016 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated: (standards.iteh.ai)

IEC 60068 (series)	NOTE SIST	Harmonized as EN 60068 (series). 'EN 61189-5-1:2016
*		9 Harmonized as EN 60068-1:2014 4fbb-9b30 0fc/sist-en-61189-5-1-2016
IEC 60068-2-20	NOTE	Harmonized as EN 60068-2-20.
IEC 60068-2-58:2015	NOTE	Harmonized as EN 60068-2-58:2015.
IEC 61189-1	NOTE	Harmonized as EN 61189-1.
IEC 61189-5 (series)	NOTE	Harmonized as EN 61189-5 (series).
IEC 61189-5	NOTE	Harmonized as EN 61189-5.
IEC 61189-5-1:2016	NOTE	Harmonized as EN 61189-5-1:2016.
IEC 61189-5-2:2015	NOTE	Harmonized as EN 61189-5-2:2015.
IEC 61189-5-3:2015	NOTE	Harmonized as EN 61189-5-3:2015.
IEC 61189-5-4:2015	NOTE	Harmonized as EN 61189-5-4:2015.
IEC 61189-6	NOTE	Harmonized as EN 61189-6.
IEC 61190-1-1	NOTE	Harmonized as EN 61190-1-1.
IEC 61190-1-2	NOTE	Harmonized as EN 61190-1-2.
IEC 61190-1-3	NOTE	Harmonized as EN 61190-1-3.

EN 61189-5-1:2016

IEC 61249-2-7	NOTE	Harmonized as EN 61249-2-7.
IEC 62137:2004	NOTE	Harmonized as EN 62137:2004.
ISO 9001	NOTE	Harmonized as EN ISO 9001.
ISO 9455-1	NOTE	Harmonized as EN 29455-1.
ISO 9455-2	NOTE	Harmonized as EN 29455-2.

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 61189-5-1:2016 https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-8ee592a740fc/sist-en-61189-5-1-2016 SIST EN 61189-5-1:2016

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 61189-5-1:2016</u> https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-8ee592a740fc/sist-en-61189-5-1-2016



IEC 61189-5-1

Edition 1.0 2016-07

INTERNATIONAL STANDARD

NORME INTERNATIONALE

Test methods for electrical materials printed boards and other interconnection structures and assemblies standards iteh ai)
Part 5-1: General test methods for materials and assemblies – Guidance for printed board assemblies

SIST EN 61189-5-1:2016

https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-

Méthodes d'essai pour les matériaux électriques, les cartes imprimées et autres structures d'interconnexion et ensembles –

Partie 5-1: Méthodes d'essai générales pour les matériaux et les assemblages – Lignes directrices pour les assemblages de cartes à circuit imprimé

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

ICS 31.180 ISBN 978-2-8322-3506-5

Warning! Make sure that you obtained this publication from an authorized distributor. Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.

CONTENTS

F	OREWO	RD	4
IN	ITRODU	ICTION	6
1	Scop	e	8
2	Norm	native references	8
3	Accu	racy, precision and resolution	8
	3.1	General	8
	3.2	Accuracy	8
	3.3	Precision	9
	3.4	Resolution	10
	3.5	Report	
	3.6	Student's t distribution	
	3.7	Suggested uncertainty limits	
4		logue of approved test methods	
5		of contents of the IEC 61189-5 series	
		informative) Tests	
Αı	nnex B (informative) Guidance documents and handbooks	15
	B.1	GeneralHandbook and guide to supplement IPC-J-STD-001	15
	B.2		
	B.3	Guidelines for Electrically Conductive Surface Mount Adhesives (IPC-3406)	
	B.4	Users Guide for Cleanliness of Unpopulated Printed Boards (IPC-5701)	15
	B.5	Guidelines for OEM's in Determining Acceptable Levels of Cleanliness of Unpopulated Boards: (IPQ=5702)sist/57.7e924e-2d5e-4fbh-9h3e	15
	B.6	Surface Insulation Resistance Handbook (IPC-9201)	
	B.7	Material and Process Characterisation / Qualification Test Protocol for	
		Assessing Electrochemical Performance (IPC-9202)	16
	B.8	User Guide for the IPC/IEC B52 Process Qualification Test Vehicle (IPC-9203)	16
	B.9	PWB Assembly Soldering Process Guideline for Electronic Components	
		(IPC-9502)	
	B.10	Aqueous Post Solder Cleaning Handbook (IPC-AC-62A)	
	B.11	Guidelines for Cleaning of Printed Boards and Assemblies (IPC-CH-65A)	
	B.12 B.13	Handbook (IPC-J-STD-005)	
	B.13 B.14	Guidelines for Design, Selection and Application of Conformal Coatings	10
	D. 14	(IPC-HDBK-830)	18
	B.15	Solder mask Handbook (IPC-HDBK-840)	18
	B.16	Guidelines and Requirements for Electrical Testing of Unpopulated Printed Boards (IPC-9252)	19
	B.17	In-Process DPMO and Estimated Yield for PCAs (IPC-9261A)	
	B.18	Assembly Soldering Process Guideline for Electronic Components (IPC-9502 PWB)	20
	B.19	Users Guide for IPC-TM-650, Method 2.6.27, Thermal Stress, Convection	
		Reflow Assembly Simulation (IPC-9631)	
	B.20	High Temperature Printed Board Flatness Guideline (IPC-9641)	20
	B.21	User Guide for the IPC-TM-650, Method 2.6.25, Conductive Anodic Filament (CAF) Resistance Test (Electrochemical Migration Testing) (IPC-9691A)	21

IFC.	61180	-5-1.2010	ദരിട്ട	2016

	2	
_	.5	_

B.22	Mechanical Shock Test Guidelines for Solder Joint Reliability (IPC-JEDEC-9703)	21
B.23	Printed Circuit Assembly Strain Gage Test Guideline (IPC-JEDEC-9704A)	
Bibliogra	phy	23
Tahla 1 _	Student's <i>t</i> distribution	11
	General test methods for materials and assemblies	

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 61189-5-1:2016

https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-8ee592a740fc/sist-en-61189-5-1-2016

INTERNATIONAL ELECTROTECHNICAL COMMISSION

TEST METHODS FOR ELECTRICAL MATERIALS, PRINTED BOARDS AND OTHER INTERCONNECTION STRUCTURES AND ASSEMBLIES –

Part 5-1: General test methods for materials and assemblies – Guidance for printed board assemblies

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, EC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61189-5-1 has been prepared by IEC technical committee 91: Electronics assembly technology.

The text of this standard is based on the following documents:

CDV	Report on voting
91/1273/CDV	91/1354/RVC

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

IEC 61189-5-1:2016 © IEC 2016

- 5 -

A list of all parts in the IEC 61189 series, published under the general title *Test methods for electrical materials, printed boards and other interconnection structures and assemblies*, can be found on the IEC website.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- · replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

<u>SIST EN 61189-5-1:2016</u> https://standards.iteh.ai/catalog/standards/sist/577e924e-2d5e-4fbb-9b3e-8ee592a740fc/sist-en-61189-5-1-2016

-6-

INTRODUCTION

IEC 61189 relates to test methods for printed boards and printed board assemblies, as well as related materials or component robustness, irrespective of their method of manufacture.

The standard is divided into separate parts, covering information for the designer and the test methodology engineer or technician. Each part has a specific focus. Methods are grouped according to their application and numbered sequentially as they are developed and released.

In some instances test methods developed by other technical committees (for example, TC 104) have been reproduced from existing IEC standards in order to provide the reader with a comprehensive set of test methods. When this situation occurs, it will be noted on the specific test method. If the test method is reproduced with minor revisions, those paragraphs that are different are identified.

This part of IEC 61189 contains test methods for evaluating printed board assemblies as well as materials used in the manufacture of electronic assemblies. The methods are self-contained, with sufficient detail and description so as to achieve uniformity and reproducibility in the procedures and test methodologies.

It was decided by TC 91 that the contents of IEC 61189-5 and IEC 61189-6 be merged into a series of documents in the following way:

IEC 61189-5-1, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-1: General test methods for materials and assemblies – Guidance for printed board assemblies et al.

IEC 61189-5-2:2015, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-2: General test methods for materials and assemblies – Soldering flux for printed board assemblies | 2016

IEC 61189-5-3:2015, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-3: General test methods for materials and assemblies – Soldering paste for printed board assemblies

IEC 61189-5-4:2015, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-4: General test methods for materials and assemblies – Solder alloys and fluxed and non-fluxed solid wire for printed board assemblies

IEC 61189-5-501:—, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-501: General test methods for materials and assemblies – Surface insulation resistance (SIR) testing of solder fluxes¹

IEC 61189-5-502:—, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-502: General test methods for materials and assemblies – SIR testing of assemblies $^{\rm 1}$

IEC 61189-5-503:—, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-503: General test methods for materials and assemblies – Conductive Anodic Filaments (CAF) testing of circuit boards ¹

IEC 61189-5-504:—, Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-504: General test methods for materials and assemblies – Process ionic contamination testing ¹

¹ Under consideration.