

SLOVENSKI STANDARD SIST EN 150012:2002

01-september-2002

Blank detail specification: Single gate field-effect transistors

Blank Detail Specification: Single gate field-effect transistors

Vordruck für Bauartspezifikation: Feldeffekt-Transistoren mit einer Gate-Elektrode

Spécification particulière cadre Transistors à effet du champ à grille unique

Ta slovenski standard je istoveten z: EN 150012:1991

<u>SIST EN 150012:2002</u>

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-94494259f8d9/sist-en-150012-2002

ICS:

31.080.30 Tranzistorji Transistors

SIST EN 150012:2002 en

SIST EN 150012:2002

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 150012:2002

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-94494259f8d9/sist-en-150012-2002

EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM

EN 150012

December 1991

| UDC:

Descriptors: Quality, electronic components, transistors

English version

Blank Detail Specification: Single gate field-effect transistors

Spécification Particulière Cadre: Transistors à effet du champ à grille unique Vordruck für Bauartspezifikation: Feldeffekt-Transistoren mit einer Gate-Elektrode

iTeh STANDARD PREVIEW

This European Standard was approved by the CENELEC Electronic Components Committee (CECC) on 25 November 1991. The text of this standard consists of the text of CECC 50012 Issue 2 1980 of the corresponding CECC Specification. CENELEC members are bound to comply with CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the General Secretariat of the CECC or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CECC General Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Denmark, Finland, France, Germany, Greece, Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland, and United Kingdom. The membership of the CECC is identical, with the exception of the national electrotechnical committees of Greece, Iceland and Luxembourg.

CECC

European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B-1050 Brussels

SIST EN 150012:2002

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 150012;2002

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-94494259f8d9/sist-en-150012-2002

2 blank

CECC 50012

European Committee for Electrotechnical Standardization (CENELEC)
Cenelec Electronic Components Committee



English version

Harmonized System of Quality Assessment for -Electronic Components

BLANK DETAIL SPECIFICATION:

SINGLE GATE FIELD-EFFECT TRANSISTORS

iTeh STANDARD PREVIEW (standards.iteh.ai)

Système Harmonisé d'Assurance de la Qualité des Composants Electroniques 150012:2002

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-

SPECIFICATION PARTICULIERE CADRE:

TRANSISTORS A EFFET DE CHAMP A GRILLE UNIQUE

Harmonisiertes Gütebestätigungssystem für Bauelemente der Elektronik

VORDRUCK FÜR BAUARTSPEZIFIKATION:

FELDEFFEKT-TRANSISTOREN MIT EINER GATE-ELEKTRODE =

CECC 50012

1977

EN 150012:1991

Contents

		Page
For	reword	iii
Sec	ction 1. Low frequency amplification	
1	Mechanical description	2
2	Electrical application	2
3	Levels of quality assessment	2
4	Limiting values	2
5	Characteristics	3
6	Test conditions and inspection requirements	4
Sec	ction 2. High frequency amplification	
1	Mechanical description	12
2	Electrical application	12
3	Levels of quality assessment	12
4	Limiting values	12
5	Characteristics	13
6	Test conditions and inspection requirements	14
Sec	ction 3. Switching applications	
1	Mechanical description	22
2	Electrical application	22
3	Levels of quality assessment	22
4	Limiting values	22
5	Characteristics iTeh STANDARD PRI	$\mathrm{EVI}_{24}^{23}\mathrm{W}$
6	Test conditions and inspection requirements	24
Sec	etion 4. Chopper applications (standards.iteh.a	i)
1	Mechanical description	32
2	Electrical application SIST EN 150012:2002	32
3	Levels of quality assessment https://standards.iteh.ai/catalog/standards/sist/dce9755a	a-eab6-4 ³² 0-b3b6
4	Limiting values 94494259f8d9/sist-en-150012-200	12
5	Characteristics	33
6	Test conditions and inspection requirements	34
Sec	ction 5. Voltage-controlled resistor (VCR) applications	
1	Mechanical description	41
2	Electrical application	41
3	Levels of quality assessment	41
4	Limiting values	41
5	Characteristics	42
6	Test conditions and inspection requirements	43
Sec	ction 6. Low level d.c. amplifier applications	
1	Mechanical description	50
2	Electrical application	50
3	Levels of quality assessment	50
4	Limiting values	50
5	Characteristics	51
6	Test conditions and inspection requirements	52

Foreword

The CENELEC Electronic Components Committee (CECC) is composed of those member countries of the European Committee for Electrotechnical Standardization (CENELEC) who wish to take part in a harmonized System for electronic components of assessed quality.

The object of the System is to facilitate international trade by the harmonization of specifications and quality assessment procedures for electronic components, and by the grant of an internationally recognized Mark, or Certificate, of Conformity. The components produced under the System are thereby accepted by all member countries without further testing.

This document has been formally approved by the CECC, and has been prepared for those countries taking part in the System who wish to issue detail specifications for FIELD-EFFECT TRANSISTORS. It should be read in conjunction with document CECC 00100: Basic Rules (1974).

At the date of printing of this document the member countries of the CECC are Belgium, Denmark, France, Germany, Ireland, Italy, the Netherlands, Norway, Sweden, Switzerland and the United Kingdom. Copies of this document can be obtained from the National Committees of the CENELEC in these countries.

Preface

This blank detail specification was prepared by CECC Working Group 5: "Semiconductor diodes and transistors".

It is one of a series of blank detail specifications for discrete semiconductor devices, all relating to the generic specification printed as CECC 50000.

The text of this specification was circulated to the CECC for voting in documents CECC (Secretariat) 463 and 584 in December 1975 and February 1977 respectively, and was ratified by the CECC for printing as a CECC Specification. It is recognized that the layout proposed cannot be applied to all detail specifications based on this document. For instance, it may be preferable to indicate the limiting values in the form of a table when several similar devices https://stanappear in the same detail specification.b6-4720-b3b6-

Contents

This blank detail specification is divided according to uses in a number of sections, as indicated hereafter. Each section is complete in itself in that all common parts have been repeated (e.g. limiting values).

Section 1.	Low frequency amplification	page 1
Section 2.	High frequency amplification	page 11
Section 3.	Switching	page 21
Section 4.	Chopper	page 31
Section 5.	Voltage-controlled resistor	page 40
Section 6.	Low level d. c. amplification	page 49

94494259f8d9/sist-en-150012-2002

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 150012:2002

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-94494259f8d9/sist-en-150012-2002

iv blank

Section 1. Low frequency amplification

Numbers between square brackets on the next page correspond to the following indications which should be given:

Identification of the detail specification

- [1] The name of National Standards Organization under whose authority the detail specification is drafted
- [2] The CECC Symbol and the number allotted by the CECC General Secretariat to the completed detail specification
- [3] The number and issue number of the national generic and sectional specifications
- [4] The national number of the detail specification, date of issue and any further information required by the national system.

Identification of the component

- [5] A short description of the type of component
- [6] Information on typical construction (where applicable)
- [7] Outline drawing and/or reference to the relevant document for outlines
- [8] Application or group of applications covered (see note below)
- [9] Reference data on the most important properties, to allow comparison between the various component types.

NOTE When a device is so designed that it can satisfy several applications, this should be stated in the detail specification, in which case the characteristic and inspection requirements relevant to these applications should be met simultaneously (these may appear in different columns of a blank detail specification or in different blank detail specifications, as the case may be).

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN 150012:2002

https://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3b6-94494259f8d9/sist-en-150012-2002

® BSI 04-2000

	[1]	page:	CEC	C 5001	2				[2]
		of:	Secti	ion 1					
			LFA	MPLIF	ICA	TI	ON	T	
			!···.						
IIIN E	ACCOMDANCE WITH.								
	[3]								[4]
DET	TAIL SPECIFICATION FOR: SINGLE GATE FIELD TYPE-NUMBER (S):	EFFECT	TRANSIST	FOR (S)					[5]
	CONSTRUCTION: Pola	arity: N-ch	annel/P-ch	annel					
	Device c	ategories:	Type A:	junction	ı-ga	te-t	уре		
					ed-g	ate	dep	letic	n.
							уре	ı	
	Case ma	terial :	glass/met	al/plast	ic/o	the	r		[6]
1 M	Iechanical description [7]	2 Elect	rical ap	plicat	ioi	n			[8]
Out	line references (code A) from IEC 191-2: National Charles	RD Por	PEVI	:AMBII	ENT	`-R <i>A</i>	\TE	D	
OR	(standar	_		: LOW					
Bas	e and case references (codes $\mathrm{B}+\mathrm{C}$) from IEC 191-2:	use	1.a1)	: AMPL	IFI	CA'	rio:	N	
	National: SIST EN 150012:2002								
ANI	D/OR https://standards.iteh.ai/catalog/standa	ards/sist/dce9							
	_	t 3 Leve	lsoof qua	•	sse	SS	me	nt	
				F-L					
1									
		COMI	MON TO A	II. AP	PLIC	CA	rioi	NS.	[9]
- T					[[°]
	These apply over an operating temperature range, a	moss conc	TWIDO BURN	Ju	l	A	В	C	
4.1	Minimum and maximum ambient operating tempera	tures	$\mathrm{T}_{\mathtt{amb}}$. !	x	x	x	
4.2	Minimum and maximum storage temperatures		${f T}_{ t stg}$	m	ax	x	x	x	
4.3	Maximum drain-source voltage under specified condi	itions	V_{DSX}						
				}	ax	x	x	x	
				j					
4.4		and,	$ m V_{GSF}$, m		x —	x (x)	(x)	
4.5		ited				x	x	x	
of: Section 1 LF AMPLIFICATION ELECTRONIC COMPONENT OF ASSESSED QUALITY IN ACCORDANCE WITH: [3] DETAIL SPECIFICATION FOR: SINGLE GATE FIELD EFFECT TRANSISTOR (S) TYPE-NUMBER (S): CONSTRUCTION: Polarity: N-channel/P-channel Device categories: Type A: junction-gate-type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type C: insulated-gate depletion type Type A: junction-gate-type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type C: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type B: insulated-gate depletion type Type B: insulated-gate depletion type Type C: insulated-gate depletion type Type B: insulated-gate depletion type Type B: insulated-gate depletion type Type B: insulated-gate depletion typ									
ł				m	ax	x	x	x	
					ł		ı	1	•
		lability of	component	s qualif	ied	und	ler t	his	

				7	ypes	;	
				A	В	С	
4.8	Power dissipation: Special requirements for ventilation/mounting should be specified						
4.8.1	Maximum total power dissipation as a function of temperature or:	$P_{\text{tot max}}$	vs T	x	x	x	
4.8.2	Maximum virtual (equivalent) junction temperature and absolute limit of power dissipation	$\left. egin{array}{c} T_{(Vj)} \ P_{tot} \end{array} ight\}$	max	x x	x x	x x	
4.9	For insulated-gate devices with separate source and substrate terminals:						
	(In general devices that include gate-protection diodes do not require this to be specified)						
4.9.1	Maximum gate-substrate voltage under specified conditions	$V_{\text{GB}}(V_{\text{GU}})$	max	_	x	x	
4.9.2	Maximum drain-substrate voltage under specified conditions	$V_{\mathtt{DB}}(V_{\mathtt{DU}})$	max	_	x	x	
4.9.3	Maximum source-substrate voltage under specified conditions	$V_{\text{SB}}(V_{\text{SU}})$	max		x	x	
5	Characteristics (See 6 for inspection)			•	. ,	•	5.00
	The characteristics marked x shall be given at $T_{amb} = 25$ °C unless otherwise stated.						- ght.
	Sign + indicates characteristic is verified under the inspection requirements://standards.iteh.ai/catalog/standards/sist/dce9755a-eab6-4720-b3	b6-		,	Гуре	s	
. 5	Signs between <u>brackets</u> correspond to characteristics indicated "where appropriate", or given as alternatives.			A	В	C	4.5
5.1	Leakage or cut-off currents:						
	Either: maximum leakage or cut-off current with source open-circuited, preferably at maximum rated gate-drain voltage V_{GDO}	I _{GDO (1)}		(x)	(x)	(x)	
	or: maximum leakage or cut-off current with drain short-circuited to source, preferably at maximum rated gate-source voltage $V_{\rm GSR}$	$I_{GSS(1)}$		(x)	(x)	(x)	
	or: maximum gate-source leakage or cut-off current, at specified V_{DS} and specified V_{GS} or I_{D}	${ m I}_{ m GS}$		(x)	(x)	(x)	
5.2	Leakage or cut-off currents at high temperature:						
	Either: maximum leakage or cut-off current with source open-circuited, at V_{GD} preferably between 65 % and 85 % of maximum rated V_{GDO} and at a high temperature (see 4.3.3 of CECC 50000)	${ m I_{GDO(2)}}$		(x)	(x)	(x)	
	or: maximum leakage or cut-off current with drain short-circuited to source, at $V_{\rm GS}$ preferably between 65 % and 85 % of maximum rated $V_{\rm GSR}$ and at a high temperature (see 4.3.3 of CECC 50000)	${ m I}_{ m GSS~(2)}$		(x)	(x)	(x)	
5.3	Minimum and maximum gate-source cut-off voltage at specified V_{DS} and I_D (preferably $\leqslant 1~\mu$ A)	$ m V_{GSoff}$		x	x	_	
				•	•	•	•

				7	Гуре	s
				A	В	C
+	5.4	Minimum and maximum drain current at $V_{GS} = 0$ and specified V_{DS} (d.c. or pulse as specified)	${ m I_{DSS}}$	x	x	_
+	5.5	Minimum and maximum gate-source threshold voltage at specified $V_{\rm DS}$ and $I_{\rm D}$	$V_{GS(TO)}$.	x
+	5.6	Minimum and maximum drain current at specified V_{GS} and V_{DS}	$\hat{\mathbf{I}}_{\mathbf{D}}$			x
+	5.7	Maximum short-circuit input capacitance at 1MHz, specified $V_{\rm DS}$ and specified $V_{\rm GS}$	$\mathrm{C}_{\mathtt{11ss}}$	x	x	x
(+)	5. 8	Where appropriate: Maximum short-circuit output conductance at specified frequency, specified V_{DS} and specified V_{GS} or I_D	g _{22ss}	(x)	(x)	(x)
+	5.9	Minimum and maximum short-circuit forward transconductance at specified frequency, specified V_{DS} and specified V_{GS} or I_D	y_{21s}	x	x	x
+	5.10	For low noise types only:		,		
		Maximum noise voltage or noise factor in common-source configuration, under specified conditions of bias, source resistance, centre frequency and power bandwidth.	V_n or F	x	X,	x
	5.11	When virtual junction temperature is quoted as a rating: maximum value of thermal resistance junction to ambient standards.iteh.ai	$ m R_{th}$ (j-amb)	x	x	X.

6 Test conditions and inspection requirements

These are given in the following tables, where the values and exact conditions to be used should be specified as required in the detail specification relevant to a given type in line with the indications given in CECC 50000 for the relevant test.

94494259f8d9/sist-en-150012-2002

The tables refer to two levels of quality assessment arbitrarily designated F and L, it being understood that there may be other levels in other blank detail specifications.

All references to part numbers are made with respect to CECC 50000 unless otherwise stated.

	4.0.1		GROUP A — Lot-by-lot		•					
All tests are non dest	ructive	(3.5.6	of CECC 50000)		AQL= ⊕ 1 %				tests	
	-			. In	specti	on req	uirem	ents	-	
Examination or test		Ref.	Conditions at $T_{amb} = 25$ °C unless	Limi	ts		Lev	vels		
Baardination of to	50	otherwise stated		Types	Туре]	F]	L	
				A and B	C	IL	AQL	IL	AQL	
SUB-GROUP A1						I	1,5	I	1,5	
Visual inspection		4.2.1	4.2.1	4.2.1	4.2.1					
SUB-GROUP A2						II	0,65	II	0,65	
Leakage or cut-off cu		4.3.4					⊕		⊕	
(see 5.1 of this docum	ient)	T-071		max	max					
Either:										
I	GDO (1)		$ m V_{GD}$ = preferably $ m V_{GDO}$ max $ m I_S$ = 0							
or:	Teh GSS (1)	STA	V_{GS} = preferably V_{GSR} max							
		(sta	andards.iteh.ai)							
or: I	[_{GS}		$V_{ m DS}$ = specified							
https:/	//ctandor	da itah ai	VesorID = specified	120 h2h6			, - 1.00 , - 1.00 , - 1.00			
Gate-source cut-off voltage	$V_{ m GSoff}$	4.3.4 ₄ T-074	$Y_{DS} = specified_{150012-2002}$ $I_D = specified (preferably \le 1 \mu A)$	max min			396.0 2.000.0 2.000.0			
Drain current I	[_{DSS}	4.3.4 T-072	$V_{DS} = \text{specified}$ $V_{GS} = 0$ d.c. or pulse as specified (note 1)	max min						
Gate-source threshold voltage	V _{GS (TO)}		V_{DS} = specified I_D = specified	_	max min					
	I _D	4.3.4	$V_{DS} = ext{specified}$ $V_{GS} = ext{specified}$		max min					

NOTE 1 If pulse measurement is used, the conditions should preferably be: pulse width tp = 300 μ s duty factor < 2 %

		GROUP A — Lot-by-lot			cont	'd		
All tests are non destructive	(3.5.6 of	CECC 50000)	AQL = g	given i	in %			
	Inspection requirements							
Examination or test	Ref.	Ref. Conditions at $T_{amb} = 25$ °C unless otherwise stated		its		Lev	vels	
Examination or test	Kei.	otherwise stated	Types	Туре		F		L
			A and B	C	IL	AQL	IL	AQL
SUB-GROUP A3					I	2,5	I	2,5
Short-circuit forward transconductance y _{21s}	4.3.4 T-078	$egin{aligned} V_{DS} &= & \mathrm{specified} \\ V_{GS} &= & \mathrm{or} \ I_D = & \mathrm{specified} \\ f &= & \mathrm{specified} \end{aligned}$	max min	max min				
SUB-GROUP A4			-		S4	4	S4	4
For <u>low-noise types</u> only:	4.3.4 T-079							
Noise factor F		$V_{DS} = specified$						-
or		V_{GS} or I_D = specified for low noise application	max	max				
Noise voltage V_n		$R_G = $ specified						
	iTel	bandwidth = specified	EVI	EW	7			
		(standards.iteh.	ai)					
ht	tps://stand	SIST EN 150012:2002 ards.iteh.ai/catalog/standards/sist/dce97 94494259f8d9/sist-en-150012-2		4720-b	3b6-	-		
				•				

GROUP B — Lot-by-lot

Only tests marked: (D) are destructive (3.5.6 of CECC 50000)

LSL = lower specification limit (Group A)

AQL = given in %

USL = upper specification limit (Group A) na = not applied

	Inspection requirements								
	~ .	Conditions at T _{emb} = 25 °C	Lin	nits		Lev	vels		
Examination or test	Ref.	Conditions at $T_{amb} = 25$ °C unless otherwise stated	Types	Туре		F	L		
			A and B	C	IL	AQL	IL	AQL	
SUB-GROUP B1					S2	2,5	S2	2,5	
Dimensions	4.2.2	4.2.2/Appendix III	4.2.2	4.2.2					
SUB-GROUP B3					S3	2,5	S2	2,5	
Lead bending if applicable (D)	4.4.9	4.4.9	4.4.9	4.4.9					
SUB-GROUP B4					S4	2,5	S4	2,5	
Solderability iT	44.8	As specified RD PR	4.4.7	4.4.7			· ;		
SUB-GROUP B5	(standards.iteh.	ai)		S4	2,5	na	na	
Change of temperature followed by:		Asspecified50012:2002	$ m V_{GSoff}$	V _{GS (TO)}					
accelerated damp heat (D) or sealing			55a-eab6-4728 Jeakage curr within origin	ent (A2)					
SUB-GROUP B8					S4	1,5	na	na	
Electrical endurance	4.5	4.5.2.10 Electrical	V_{GSoff}	$V_{GS(TO)}$					
(168 h)		operation or high temperature reverse bias, as specified	≥ 0,8 LSL ar	$d \leq 1,2 \text{ USL}$					
		-	leakage curr ≤ 10 USL	ent (A2):					
				$\overline{\mid \mathbf{I}_{\mathtt{D}}}$					
			$\geqslant 0.9 \text{ LSL at}$	nd ≤ 1,1 USL					
SUB-GROUP CTR		Attributes information	for B3, B4, B	5 and B8					