

---

---

**Space systems — Semiconductor  
integrated circuits for space  
applications — Design requirements**

*Systèmes spatiaux — Circuits intégrés semi-conducteurs  
d'applications spatiales — Exigences de conception*

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

ISO 18257:2016

<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>



**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

ISO 18257:2016

<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>



**COPYRIGHT PROTECTED DOCUMENT**

© ISO 2016, Published in Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office  
Ch. de Blandonnet 8 • CP 401  
CH-1214 Vernier, Geneva, Switzerland  
Tel. +41 22 749 01 11  
Fax +41 22 749 09 47  
[copyright@iso.org](mailto:copyright@iso.org)  
[www.iso.org](http://www.iso.org)

# Contents

Page

<b>Foreword</b> .....	<b>iv</b>
<b>Introduction</b> .....	<b>v</b>
<b>1 Scope</b> .....	<b>1</b>
<b>2 Normative references</b> .....	<b>1</b>
<b>3 Terms and definitions</b> .....	<b>1</b>
<b>4 Abbreviated terms</b> .....	<b>2</b>
<b>5 General requirements</b> .....	<b>2</b>
<b>6 Design process</b> .....	<b>3</b>
6.1 Overview.....	3
6.2 Design input.....	5
6.3 Design phases and tasks.....	6
6.3.1 Architecture design.....	6
6.3.2 Logic design and circuit design.....	7
6.3.3 Layout design.....	8
6.4 Mask making, package and testing.....	10
<b>7 Detailed requirements</b> .....	<b>10</b>
7.1 Architectural design requirements.....	10
7.2 Logic design and circuit design requirements.....	10
7.3 Layout design requirements.....	11
7.4 Package design requirements.....	11
7.4.1 Package structure design requirements.....	11
7.4.2 Packaging technology design requirements.....	12
7.4.3 Packaging electrical simulation analysis requirements.....	12
7.4.4 Packaging thermal simulation analysis.....	12
7.5 Reliability design requirements.....	12
7.5.1 Overview.....	12
7.5.2 Reliability design requirements.....	13
7.5.3 Antistatic design requirements.....	13
7.5.4 Low-power design requirements.....	13
7.5.5 Parameter modification and design margin optimization requirements.....	14
7.5.6 Electromagnetic compatibility design requirements.....	14
7.5.7 Radiation-hardened design requirements.....	14
7.6 Testability design requirements.....	15
<b>Annex A (normative) Datasheet</b> .....	<b>16</b>
<b>Annex B (informative) Guidance</b> .....	<b>17</b>
<b>Bibliography</b> .....	<b>24</b>

## Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular, the different approval criteria needed for the different types of ISO documents should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see [www.iso.org/directives](http://www.iso.org/directives)).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights. Details of any patent rights identified during the development of the document will be in the Introduction and/or on the ISO list of patent declarations received (see [www.iso.org/patents](http://www.iso.org/patents)).

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation on the meaning of ISO specific terms and expressions related to conformity assessment, as well as information about ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT) see the following URL: [www.iso.org/iso/foreword.html](http://www.iso.org/iso/foreword.html).

The committee responsible for this document is ISO/TC 20, *Aircraft and space vehicles*, Subcommittee SC 14, *Space systems and operations*.

ISO 18257:2016

<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>

## Introduction

Normative design requirements of semiconductor integrated circuits for space applications largely determine the reliability of an integrated circuit (IC) and its adaptability to space environment, thereby affecting the reliability of space systems. IC tests and experiments based on product specification only can provide a comprehensive evaluation of its reliability. Once applied to space systems, the design flaws will directly affect the implementation of aerospace engineering. The development of design requirements for semiconductor ICs for space applications can ensure its reliability and space suitability from its very source to meet the space application requirements.

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

ISO 18257:2016

<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>

## **iTeh STANDARD PREVIEW (standards.iteh.ai)**

ISO 18257:2016

<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>

# Space systems — Semiconductor integrated circuits for space applications — Design requirements

## 1 Scope

This document specifies the basic design requirements for semiconductor ICs for space applications, including its design process, as well as required tasks and requirements of each stage. Requirements of specific circuit design are not included.

## 2 Normative references

The following documents are referred to in text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 61967-2, *Integrated circuits — Measurement of electromagnetic emissions*

IEC 62132, *Integrated circuits — Measurement of electromagnetic immunity*

IEC 62215-3:2013, *Integrated circuits — Measurement of impulse immunity — Part 3: Non-synchronous transient injection method*

IEEE 1149.1, *IEEE standard for test access port and boundary — Scan architecture*

## 3 Terms and definitions

For the purposes of this document, the terms defined in ISO 10795 and the following apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

### 3.1

#### **programmable logic device**

##### **PLD**

hardware-programmable device

EXAMPLE     FPGA, CPLD, etc.

### 3.2

#### **suitability**

degree to which a product meets its requirements

### 3.3

#### **environment adaptability**

ability to achieve the entire product's intended functions, performance and (or) capacity for protecting itself under various environments within its life cycle

### 3.4

#### **testability**

ability to perform function and performance testing of the circuit, position the failure of the circuit and select qualified circuit chip as soon as possible

## 4 Abbreviated terms

ASIC	application specific integrated circuit
BIST	built-in self test
CMOS	complementary metal oxide semiconductor
DFT	design for test
DRC	design rule checking
EMC	electro-magnetic compatibility
ERC	electrical rule checking
ESD	electrostatic discharge
FPGA	field programmable gate array
IC	integrated circuit
I/O	input/output
IP	intellectual property
JFET	junction field effect transistor
MOSFET	metallic oxide semiconductor field effect transistor
NMOS	N-channel metal oxide semiconductor
RAM	random access memory
RC	resistance capacitance
ROM	read only memory
RTL	register transfer level
SAR ADC	successive approximation register analogue digital converter
SCR	silicon controlled rectifier
SEL	single event latch-up
SET	single event transient
SEU	single event upset
SOI	silicon on insulator
SOS	silicon on sapphire

## 5 General requirements

General requirements in designing semiconductor ICs for space applications include:

- a) process conducted under a fault-tolerant system with design requirements;

NOTE 1 Special implements are allowed for different types of ICs for space applications.



- b) adherence to existing standards and regulations during the design process;
- c) feasibility and risk analysis of requirements from aerospace customer to validate the rationality of its functional and performance requirements;
- d) conversion of users' requirements into design input, which may involve the following steps:

- 1) derating the design criteria;

NOTE 2 Derate on the basis of nominal stress according to the stress of the circuit. The key is the level and effects. Derating can improve reliability, but takes into consideration issues such as reliability, size, weight and cost.

- 2) applying fault-tolerant design and adopting rational use of redundant technology;
- 3) ensuring the characteristics of the orbit thermal environment for reliable thermal design;
- 4) considering radiation hardness to ensure grade requirements, if necessary;
- 5) taking note of the life of customer's requirements (mean time to failure);
- e) decomposition of the design input requirements to each design stage according to its tasks.

NOTE 3 Implement and validate each step until all objectives and requirements of a semiconductor IC for space applications are achieved.

## 6 Design process

### 6.1 Overview

IC designs generally include architecture design, logic design, circuit design and layout design. In order to ensure the validity of the design, computer simulation and verification of its results at each stage are necessary. [Figure 1](#) illustrates the IC design flow.




Figure 1 — Integrated circuit design flow diagram

In designing semiconductor ICs for space applications, designers have to follow a general IC design process to convert users' general and special requirements (i.e. user-oriented features, performance and reliability requirements, etc.) into design input, thereby accomplishing the design goals of each stage to meet the overall requirements. Figure 2 illustrates the decomposition of tasks in the design process of semiconductor IC for space applications.




Figure 2 — Decomposition of tasks in designing semiconductor IC for space applications

## 6.2 Design input

A design input document will be formed after completing the requirements definition. Design input generally includes (modifications are allowed according to specific circuit requirements) the following:

- system division, system configuration and operating mode;
- system interface, external device communication protocols, including memory-mapped register;
- operating frequency range;
- constraints of electrical parameter;
- functional requirements;

- f) application algorithm;
- g) reset and power dissipation requirements;
- h) error handling;
- i) testing mode;
- j) fault coverage requirements of digital circuit testing;
- k) key signal timing;
- l) constraints of the normal working environment;
- m) constraints of the special space working environment, which includes
  - 1) space radiation,
  - 2) heat dissipation in vacuum, and
  - 3) in-space charging effects (i.e. ESD, latch-up);
- n) power dissipation budget;
- o) physical and mechanical constraints include: pin distribution, size, packaging;
- p) reusability and additional features of the product;
- q) new technologies;
- r) intellectual property of design;
- s) IP cores that are necessary and with verification.

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**  
<https://standards.iteh.ai/catalog/standards/sist/a1d4fa06-e649-47c1-a9c5-8dd538c8624/iso-18257-2016>

## 6.3 Design phases and tasks

### 6.3.1 Architecture design

#### 6.3.1.1 Overview

Finding an architecture design that offers efficient functionality at minimal cost, while meeting users' objectives and constraints, is important.

#### 6.3.1.2 Design content

The following is the architecture design process.

- a) Define the chip architecture, verify and record the completion of functions of the basic module, as well as interfaces and interactions.
- b) Select and validate the chip architecture.
- c) Ensure that all definitions and selections are in accordance with the documents made in the definition phase.
- d) Ensure that the output includes:
  - 1) a simulation model,
  - 2) the results verification, and
  - 3) a preliminary datasheet.