

# SLOVENSKI STANDARD

## SIST EN IEC 60749-26:2018

01-maj-2018

Nadomešča:

SIST EN 60749-26:2014

---

**Polprevodniški elementi - Metode za mehansko in klimatsko preskušanje - 26. del: Preskušanje občutljivosti na elektrostatično razelektritev (ESD) - Model človeškega telesa (HBM) (IEC 60749-26:2018)**

Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM) (IEC 60749-26:2018)

**iTeh STANDARD PREVIEW**

Halbleiterbauelemente - Mechanische und klimatische Prüfverfahren - Teil 26: Prüfung der Empfindlichkeit gegen elektrostatische Entladungen (ESD) - Human Body Model (HBM) (IEC 60749-26:2018)

[SIST EN IEC 60749-26:2018](https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b117415c209/sist-en-iec-60749-26-2018)

[https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-](https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b117415c209/sist-en-iec-60749-26-2018)

Dispositifs à semiconducteurs - Methodes d'essais mécaniques et climatiques - Partie 26: Essai de sensibilité aux décharges électrostatiques (DES) - Modèle du corps humain (HBM) (IEC 60749-26:2018)

**Ta slovenski standard je istoveten z: EN IEC 60749-26:2018**

---

**ICS:**

31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
-----------	--	----------------------------------

**SIST EN IEC 60749-26:2018**

**en**

**iTeh STANDARD PREVIEW**  
**(standards.iteh.ai)**

SIST EN IEC 60749-26:2018

<https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018>

EUROPEAN STANDARD

EN IEC 60749-26

NORME EUROPÉENNE

EUROPÄISCHE NORM

March 2018

ICS 31.080.01

Supersedes EN 60749-26:2014

English Version

Semiconductor devices - Mechanical and climatic test methods -  
Part 26: Electrostatic discharge (ESD) sensitivity testing -  
Human body model (HBM)  
(IEC 60749-26:2018)

Dispositifs à semiconducteurs - Méthodes d'essais  
mécaniques et climatiques - Partie 26: Essai de sensibilité  
aux décharges électrostatiques (DES) - Modèle du corps  
humain (HBM)  
(IEC 60749-26:2018)

Halbleiterbauelemente - Mechanische und klimatische  
Prüfverfahren - Teil 26: Prüfung der Empfindlichkeit gegen  
elektrostatische Entladungen (ESD) - Human Body Model  
(HBM)  
(IEC 60749-26:2018)

This European Standard was approved by CENELEC on 2018-02-19. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization  
Comité Européen de Normalisation Electrotechnique  
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

**EN IEC 60749-26:2018 (E)****European foreword**

The text of document 47/2438/FDIS, future edition 4 of IEC 60749-26, prepared by IEC/TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 60749-26:2018.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2018-11-19
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2021-02-19

This document supersedes EN 60749-26:2014.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

**Endorsement notice**

The text of the International Standard IEC 60749-26:2018 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 60749 (series) NOTE Harmonized as EN 60749 (series).

IEC 60749-27 NOTE Harmonized as EN 60749-27.

<https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018>



IEC 60749-26

Edition 4.0 2018-01

# INTERNATIONAL STANDARD

## NORME INTERNATIONALE



**Semiconductor devices – Mechanical and climatic test methods –  
Part 26: Electrostatic discharge (ESD) sensitivity testing – Human body model  
(HBM)**

**Dispositifs à semiconducteurs – Méthodes d'essais mécaniques et climatiques –  
Partie 26: Essai de sensibilité aux décharges électrostatiques (DES) – Modèle du  
corps humain (HBM)**

INTERNATIONAL  
ELECTROTECHNICAL  
COMMISSION

COMMISSION  
ELECTROTECHNIQUE  
INTERNATIONALE

ICS 31.080.01

ISBN 978-2-8322-5256-7

**Warning! Make sure that you obtained this publication from an authorized distributor.  
Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.**

## CONTENTS

FOREWORD.....	5
1 Scope.....	7
2 Normative references .....	7
3 Terms and definitions .....	7
4 Apparatus and required equipment.....	10
4.1 Waveform verification equipment .....	10
4.2 Oscilloscope .....	11
4.3 Additional requirements for digital oscilloscopes .....	11
4.4 Current transducer (inductive current probe).....	11
4.5 Evaluation loads .....	11
4.6 Human body model simulator .....	12
4.7 HBM test equipment parasitic properties .....	12
5 Stress test equipment qualification and routine verification .....	12
5.1 Overview of required HBM tester evaluations .....	12
5.2 Measurement procedures.....	13
5.2.1 Reference pin pair determination .....	13
5.2.2 Waveform capture with current probe .....	13
5.2.3 Determination of waveform parameters .....	14
5.2.4 High voltage discharge path test.....	17
5.3 HBM tester qualification.....	17
5.3.1 HBM ESD tester qualification requirements .....	17
5.3.2 HBM tester qualification procedure.....	17
5.4 Test fixture board qualification for socketed testers.....	18
5.5 Routine waveform check requirements.....	19
5.5.1 Standard routine waveform check description .....	19
5.5.2 Waveform check frequency.....	19
5.5.3 Alternate routine waveform capture procedure.....	20
5.6 High voltage discharge path check.....	20
5.6.1 Relay testers .....	20
5.6.2 Non-relay testers .....	20
5.7 Tester waveform records.....	20
5.7.1 Tester and test fixture board qualification records.....	20
5.7.2 Periodic waveform check records .....	20
5.8 Safety .....	21
5.8.1 Initial set-up.....	21
5.8.2 Training .....	21
5.8.3 Personnel safety.....	21
6 Classification procedure .....	21
6.1 Devices for classification .....	21
6.2 Parametric and functional testing .....	21
6.3 Device stressing .....	21
6.4 Pin categorization .....	22
6.4.1 General .....	22
6.4.2 No connect pins.....	22
6.4.3 Supply pins.....	23
6.4.4 Non-supply pins.....	23

6.5	Pin groupings.....	24
6.5.1	Supply pin groups.....	24
6.5.2	Shorted non-supply pin groups.....	24
6.6	Pin stress combinations.....	24
6.6.1	Pin stress combination categorization.....	24
6.6.2	Non-supply and supply to supply combinations (1, 2, ... N).....	26
6.6.3	Non-supply to non-supply combinations.....	27
6.7	HBM stressing with a low-parasitic simulator.....	28
6.7.1	Low-parasitic HBM simulator.....	28
6.7.2	Requirements for low parasitics.....	28
6.8	Testing after stressing.....	28
7	Failure criteria.....	28
8	Component classification.....	28
	Annex A (informative) HBM test method flow chart.....	30
	Annex B (informative) HBM test equipment parasitic properties.....	33
B.1	Optional trailing pulse detection equipment / apparatus.....	33
B.2	Optional pre-pulse voltage rise test equipment.....	34
B.3	Open-relay tester capacitance parasitics.....	36
B.4	Test to determine if an HBM simulator is a low-parasitic simulator.....	36
	Annex C (informative) Example of testing a product using Table 2, Table 3, or Table 2 with a two-pin HBM tester.....	38
C.1	General.....	38
C.2	Procedure A (following Table 2):.....	39
C.3	Alternative procedure B (following Table 3).....	40
C.4	Alternative procedure C (following Table 2).....	41
	Annex D (informative) Examples of coupled non-supply pin pairs.....	43
	Annex E (normative) Cloned non-supply (I/O) pin sampling test method.....	44
E.1	Purpose and overview.....	44
E.2	Pin sampling overview and statistical details.....	44
E.3	IC product selections.....	45
E.4	Randomly selecting and testing cloned I/O pins.....	46
E.5	Determining if sampling can be used with the supplied Excel spreadsheet.....	46
E.5.1	Using the supplied Excel spreadsheet.....	46
E.5.2	Without using the Excel spreadsheet.....	46
E.6	HBM testing with a sample of cloned I/O pins.....	46
E.7	Examples of testing with sampled cloned I/Os.....	47
	Bibliography.....	50
	Figure 1 – Simplified HBM simulator circuit with loads.....	12
	Figure 2 – Current waveform through shorting wires.....	15
	Figure 3 – Current waveform through a 500 Ω resistor.....	16
	Figure 4 – Peak current short circuit ringing waveform.....	17
	Figure A.1 – HBM test method flow chart (1 of 3).....	30
	Figure B.1 – Diagram of trailing pulse measurement setup.....	33
	Figure B.2 – Positive stress at 4 000 V.....	34
	Figure B.3 – Negative stress at 4 000 V.....	34

Figure B.4 – Illustration of measuring voltage before HBM pulse with a Zener diode or a device .....	35
Figure B.5 – Example of voltage rise before the HBM current pulse across a 9,4 V Zener diode .....	35
Figure B.6 – Diagram of a 10-pin shorting test device showing current probe.....	37
Figure C.1 – Example to demonstrate the idea of the partitioned test.....	38
Figure E.1 – SPL, V1, VM, and z with the Bell shape distribution pin failure curve .....	45
Figure E.2 – I/O sampling test method flow chart .....	49
Table 1 – Waveform specification .....	19
Table 2 – Preferred pin combinations sets .....	25
Table 3 – Alternative pin combinations sets .....	26
Table 4 – HBM ESD component classification levels.....	29
Table C.1 – Product testing in accordance with Table 2 .....	40
Table C.2 – Product testing in accordance with Table 3 .....	41
Table C.3 – Alternative product testing in accordance with Table 2.....	42

## iTeh STANDARD PREVIEW (standards.iteh.ai)

[SIST EN IEC 60749-26:2018](https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018)

<https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018>



## INTERNATIONAL ELECTROTECHNICAL COMMISSION

**SEMICONDUCTOR DEVICES –  
MECHANICAL AND CLIMATIC TEST METHODS –****Part 26: Electrostatic discharge (ESD) sensitivity testing –  
Human body model (HBM)**

## FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60749-26 has been prepared by IEC technical committee 47: Semiconductor devices in collaboration with technical committee 101: Electrostatics.

This fourth edition cancels and replaces the third edition published in 2013. This edition constitutes a technical revision. This standard is based upon ANSI/ESDA/JEDEC JS-001-2014. It is used with permission of the copyright holders, ESD Association and JEDEC Solid state Technology Association.

This edition includes the following significant technical changes with respect to the previous edition:

- a) a new subclause relating to HBM stressing with a low parasitic simulator is added, together with a test to determine if an HBM simulator is a low parasitic simulator;

- b) a new subclause is added for cloned non-supply pins and a new annex is added for testing cloned non-supply pins.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
47/2438/FDIS	47/2454/RVD

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 60749 series, published under the general title *Semiconductor devices – Mechanical and climatic test methods*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

**ITeH STANDARD PREVIEW**  
(standards.iteh.ai)

SIST EN IEC 60749-26:2018

<https://standards.iteh.ai/catalog/standards/sist/6d71797a-d788-4258-9c2b-355531255/c/iec-60749-26-2018>

**IMPORTANT – The 'colour inside logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.**

## SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

### Part 26: Electrostatic discharge (ESD) sensitivity testing – Human body model (HBM)

#### 1 Scope

This part of IEC 60749 establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).

The purpose of this document is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.

ESD testing of semiconductor devices is selected from this test method, the machine model (MM) test method (see IEC 60749-27) or other ESD test methods in the IEC 60749 series. Unless otherwise specified, this test method is the one selected.

#### 2 Normative references (standards.iteh.ai)

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

There are no normative references in this document.

#### 3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

##### 3.1

##### **associated non-supply pin**

non-supply pin (typically an I/O pin) associated with a supply pin group

Note 1 to entry A non-supply pin is considered to be associated with a supply pin group if either:

- a) the current from the supply pin group (i.e., VDDIO) is required for the function of the electrical circuit(s) (I/O driver) that connect(s) (high/low impedance) to that non-supply pin;
- b) a parasitic path exists between non-supply and supply pin group (e.g., open-drain type non-supply pin to a VCC supply pin group that connects to a nearby N-well guard ring).

**3.2****cloned non-supply (I/O) pin**

set of input, output or bidirectional pins using the same I/O cell and electrical schematic and sharing the same associated supply pin group(s) including ESD power clamp(s)

**3.3****component**

item such as a resistor, diode, transistor, integrated circuit or hybrid circuit

**3.4****component failure**

condition in which a tested component does not meet one or more specified static or dynamic data sheet parameters

**3.5****coupled non-supply pin pair**

two pins that have an intended direct current path (such as a pass gate or resistors, such as differential amplifier inputs, or low voltage differential signalling (LVDS) pins), including analogue and digital differential pairs and other special function pairs (e.g., D+/D-, XTALin/XTALout, RFin/RFout, TxP/TxN, RxP/RxN, CCP\_DP/CCN\_DN, etc.)

**3.6****data sheet parameters**

static and dynamic component performance data supplied by the component manufacturer or supplier

**3.7****withstand voltage**

highest voltage level that does not cause device failure

<https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b->

Note 1 to entry: The device passes all tested lower voltages (see failure window).

**3.8****failure window**

intermediate range of stress voltages that can induce failure in a particular device type, when the device type can pass some stress voltages both higher and lower than this range

Note 1 to entry: A component with a failure window can pass a 500 V test, fail a 1 000 V test and pass a 2 000 V test. The withstand voltage of such a device is 500 V.

**3.9****human body model electrostatic discharge****HBM ESD**

ESD event meeting the waveform criteria specified in this document, approximating the discharge from the fingertip of a typical human being to a grounded device

**3.10****HBM ESD tester**

HBM simulator

equipment that applies an HBM ESD to a component

**3.11** **$I_{ps}$** 

peak current value determined by the current at time  $t_{max}$  on the linear extrapolation of the exponential current decay curve, based on the current waveform data over a 40 nanosecond period beginning at  $t_{max}$

SEE: Figure 2 a).

**3.12** **$I_{psmax}$** 

highest current value measured including the overshoot or ringing components due to internal test simulator RLC parasitics

SEE: Figure 2 a).

**3.13****no connect pin**

package interconnection that is not electrically connected to a die

EXAMPLE: Pin, bump, ball interconnection.

Note 1 to entry: There are some pins which are labelled as no connect, which are actually connected to the die and should not be classified as a no connect pin.

**3.14****non-socketed tester**

HBM simulator that makes contact to the device under test (DUT) pins (or balls, lands, bumps or die pads) with test probes rather than placing the DUT in a socket

**3.15****non-supply pin**

pin that is not categorized as a supply pin or no connect

Note 1 to entry This includes pins such as input, output, offset adjusts, compensation, clocks, controls, address, data, Vref pins and VPP pins on EPROM memory. Most non-supply pins transmit or receive information such as digital or analogue signals, timing, clock signals and voltage or current reference levels.

**3.16****package plane**

low impedance metal layer built into an IC package connecting a group of bumps or pins (typically power or ground)

Note 1 to entry: There may be multiple package planes (sometimes referred to as islands) for each power and ground group.

**3.17****pre-pulse voltage**

voltage occurring at the device under test (DUT) just prior to the generation of the HBM current pulse

SEE: Clause B.2.

**3.18****pulse generation circuit**

dual polarity pulse source circuit network that produces a human body discharge current waveform

Note 1 to entry The circuit network includes a pulse generator with its test equipment internal path up to the contact pad of the test fixture. This circuit is also referred to as dual polarity pulse source.

**3.19****ringing**

high frequency oscillation superimposed on a waveform

**3.20****shorted non-supply pin**

any non-supply pin (typically an I/O pin) that is metallurgically connected (typically  $< 3 \Omega$ ) on the chip or within the package to another non-supply pin (or set of non-supply pins)

**3.21****socketed tester**

HBM simulator that makes contact to DUT pins (or balls, lands, bumps or die pads) using a DUT socket mounted on a test fixture board

**3.22****spurious current pulse**

small HBM shaped pulse that follows the main current pulse, and is typically defined as a percentage of  $I_{psmax}$

**3.23****step-stress hardening**

ability of a component subjected to increasing ESD voltage stresses to withstand higher stress levels than a similar component not previously stressed

EXAMPLE: A component can fail at 1 000 V if subjected to a single stress, but fail at 3 000 V if stressed incrementally from 250 V.

**3.24****supply pin**

any pin that provides current to a circuit

Note 1 to entry: Supply pins typically transmit no information (such as digital or analogue signals, timing, clock signals, and voltage or current reference levels). For the purpose of ESD testing, power and ground pins are treated as supply pins.

**iTeh STANDARD PREVIEW**  
(standards.iteh.ai)

**3.25****test fixture board**

specialized circuit board, with one or more component sockets, which connects the DUT(s) to the HBM simulator

[SIST EN IEC 60749-26:2018](https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018)

<https://standards.iteh.ai/catalog/standards/sist/fd7f797a-d788-4258-9c2b-b1857635c209/sist-en-iec-60749-26-2018>

**3.26** **$t_{max}$** 

time when  $I_{ps}$  is at its maximum value ( $I_{psmax}$ )

SEE: Figure 2 a).

**3.27****trailing current pulse**

current pulse that occurs after the HBM current pulse has decayed

Note 1 to entry: A trailing current pulse is a relatively constant current often lasting for hundreds of microseconds.

SEE: Clause B.1.

**3.28****two-pin HBM tester**

low parasitic HBM simulator that tests DUTs in pin pairs where floating pins are not connected to the simulator thereby eliminating DUT-tester interactions from parasitic tester loading of floating pins

**4 Apparatus and required equipment****4.1 Waveform verification equipment**

All equipment used to evaluate the tester shall be calibrated in accordance with the manufacturer's recommendation. This includes the oscilloscope, current transducer and high voltage resistor load. Maximum time between calibrations shall be one year. Calibration shall be traceable to national or international standards.

Equipment capable of verifying the pulse waveforms defined in this standard test method includes, but is not limited to, an oscilloscope, evaluation loads and a current transducer.

## 4.2 Oscilloscope

A digital oscilloscope is recommended but analogue oscilloscopes are also permitted. In order to ensure accurate current waveform capture, the oscilloscope shall meet the following requirements:

- a) minimum sensitivity of 100 mA per major division when used in conjunction with the current transducer specified in 4.4;
- b) minimum bandwidth of 350 MHz;
- c) for analogue scopes, minimum writing rate of one major division per nanosecond.

## 4.3 Additional requirements for digital oscilloscopes

Where a digital oscilloscope is used, the following additional requirements apply:

- a) recommended channels: 2 or more;
- b) minimum sampling rate:  $10^9$  samples per second;
- c) minimum vertical resolution: 8-bit;
- d) minimum vertical accuracy:  $\pm 2,5\%$ ;
- e) minimum time base accuracy: 0,01 %;
- f) minimum record length:  $10^3$  points.

## 4.4 Current transducer (inductive current probe)

- a) minimum bandwidth of 200 MHz;
- b) peak pulse capability of 12 A;
- c) rise time of less than 1 ns;
- d) capable of accepting a solid conductor as specified in 4.5;
- e) provides an output voltage per signal current as required in 4.2 (this is usually between 1 mV/mA and 5 mV/mA.);
- f) low-frequency 3 dB point below 10 kHz (e.g., Tektronix CT-21) for measurement of decay constant  $t_d$  (see 5.2.3.2, Table 1, and note below).

NOTE Results using a current probe with a low-frequency 3 dB point of 25 kHz (e.g., Tektronix CT-1<sup>1</sup>) to measure decay constant  $t_d$  are acceptable if  $t_d$  is found to be between 130 ns and 165 ns.

## 4.5 Evaluation loads

Two evaluation loads are necessary to verify the tester functionality:

- a) Load 1: A solid 18 AWG to 24 AWG (non-US standard wire size 0,25 mm<sup>2</sup> to 0,75 mm<sup>2</sup> cross-section) tinned copper shorting wire as short as practicable to span the distance between the two farthest pins in the socket while passing through the current probe or long enough to pass through the current probe and contacted by the probes of the non-socketed tester.
- b) Load 2: A  $(500 \pm 5) \Omega$ , minimum 4 000 V voltage rating.

<sup>1</sup> Tektronix CT-1 and CT-2 are the trade names of products supplied by Tektronix, Inc.

This information is given for the convenience of users of this document and does not constitute an endorsement by IEC of the products named. Equivalent products may be used if they can be shown to lead to the same results.