

SLOVENSKI STANDARD SIST EN 62751-2:2014/oprA1:2018

01-april-2018

Ugotavljanje izgub moči v napetostnih pretvorniških ventilih za visokonapetostne enosmerne sisteme - 2. del: Modularni večnivojski pretvorniki

Power losses in voltage sourced converter (VSC) valves for high-voltage direct current (HVDC) systems - Part 2: Modular multilevel converters

Bestimmung der Leistungsverluste in Spannungszwischenkreis-Stromrichtern (VSC) für Hochspannungsgleichstrom(HGÜ)-Systeme - Teil 2: Modulare Mehrpunkt-Stromrichter

Pertes de puissance dans les valves à convertisseur de source de tension (VSC) des systèmes en courant continu à haute tension (CCHT) - Partie 2: Convertisseurs multiniveaux modulaires

Ta slovenski standard je istoveten z: EN 62751-2:2014/prA1:2018

ICS:

29.200	Usmerniki. Pretvorniki. Stabilizirano električno napajanje	Rectifiers. Convertors. Stabilized power supply
29.240.01	Omrežja za prenos in distribucijo električne energije na splošno	Power transmission and distribution networks in general

SIST EN 62751-2:2014/oprA1:2018 en,fr,de

SIST EN 62751-2:2014/oprA1:2018



22F/479/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER: IEC 62751-2/AMD1 ED1

2018-02-02

CLOSING DATE FOR VOTING: 2018-04-27

SUPERSEDES DOCUMENTS:

DATE OF CIRCULATION:

22F/454/CD,22F/462/CC

IEC SC 22F : POWER ELECTRONICS FOR ELECTRICAL TRANSMISSION AND DISTRIBUTION SYSTEMS			
SECRETARIAT:		SECRETARY:	
Russian Federation		Mr Lev Travin	
OF INTEREST TO THE FOLLOWIN	G COMMITTEES:	PROPOSED HORIZONTAL STAND	ARD:
TC 115			
		Other TC/SCs are requested in this CDV to the secretary.	to indicate their interest, if any,
FUNCTIONS CONCERNED:			
		QUALITY ASSURANCE	SAFETY
SUBMITTED FOR CENELEC PARALLEL VOTING		NOT SUBMITTED FOR CENEI	LEC PARALLEL VOTING
Attention IEC-CENELEC parallel voting			
The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting. The CENELEC members are invited to vote through the CENELEC online voting system.			
The CENELEC members ar CENELEC online voting syste	e invited to vote through the m.		

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

TITLE:

Power losses in voltage sourced converter (VSC) valves for high-voltage direct current (HVDC) systems - Part 2: Modular multilevel converters

PROPOSED STABILITY DATE: 2025

NOTE FROM TC/SC OFFICERS:

This document is circulated as a CDV in accordance with the decision taken at SC 22F meeting held in Xi'an, China, on October 23-24, 2017 (see 22F/472/RM, Item 9, Decision 2017-07, Action 2017-04). The Working Draft of the Amendment was developed by SC 22F Maintenance Team 31 (convenor Mr. Colin Davidson, Great Britain).

Copyright © **2018 International Electrotechnical Commission, IEC**. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

- 2 -

1

FOREWORD

2 This amendment has been prepared by subcommittee 22F: Power electronics for electrical

transmission and distribution systems, of IEC technical committee 22: Power electronic systems and equipment.

5 The text of this amendment is based on the following documents:

FDIS	Report on voting
22F/xxx/FDIS	22F/xxx/RVD

6

Full information on the voting for the approval of this amendment can be found in the reporton voting indicated in the above table.

9 The committee has decided that the contents of this amendment and the base publication will 10 remain unchanged until the stability date indicated on the IEC web site under 11 "http://webstore.iec.ch" in the data related to the specific publication. At this date, the 12 publication will be

- 13 reconfirmed,
- 14 withdrawn,
- 15 replaced by a revised edition, or
- 16 amended.
- 17
- ...
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25 26

27

28

3 Terms, definitions, symbols and abbreviated terms

30 **3.1.11**

31 no-load operating state

32 Add note:

NOTE: In the no-load state, in principle no switching should occur as the valve is blocked. However in some designs it may be necessary to make occasional switching operations to balance voltages between different parts of the converter. Here some losses may occur and need to be accounted for.

36 4 General conditions

37 **4.1 General**

38 Replace the abbreviation "CTLC" by "CTL".

³⁹ *Replace "IEC TR 62543" by "IEC/TR 62543".*

40 4.2 Principles for loss determination

41 Add to the end of the first paragraph:

The manufacturer shall justify, in the loss calculation report, how the uncertainties have been considered.

44 Replace the last two sentences of the third paragraph by:

In practice this measurement would require the use of state-of-the-art measurement equipment that rivals the best equipment available at national metrology institutes. To date, although some industry/academic partnership projects have demonstrated prototypes of measurement equipment claiming sufficient accuracy, there is little industry experience with using such equipment on site. The feasibility of using laboratory measurements on VSC valves to support a more accurate determination of valve losses is now under study in CIGRÉ WG B4-75.

52 **4.4 Loss calculation method**

53 Replace the first sentence of the second paragraph by:

54 An important requirement for such simulations is an accurate modelling of the system under 55 investigation.

56 **4.5.2** Input data for numerical simulations

- 57 Replace the last item of the bulleted list by:
- For calculating converter valve currents and MMC building block capacitor currents,
 which are the basis for the calculation of corresponding losses, it is sufficient to use a
 simplified model in which the on-state and switching characteristics of the IGBTs and
 diodes are represented by worst-case characteristics applicable to their maximum
 rated junction temperature.
- For the detailed calculation of losses, the simulation shall also consider the junction temperature dependent semiconductor properties, such as on-state voltages, switching and recovery losses. These properties are based on the characterisation testing as described in IEC 62751-1:2014, 4.4.2. The steady-state junction temperatures of the semiconductors are calculated iteratively for the relevant operating point to derive the semiconductor losses.

69 **4.5.3** Input data coming from numerical simulations

70 Add, after the last sentence:

The mean and rms currents in IGBTs and diodes are not required if conduction losses in IGBTs and diodes are calculated using polynomials as discussed in 5.1. SIST EN 62751-2:2014/oprA1:2018

(2)

73 **4.5.4 Converter station data**

- 74 Change the sixth bullet point of the list to read:
- 75 number of VSC levels per cell (for CTL designs);
- 76 Add new sub-clause:

77 **4.6** Contents and structure of valve loss determination report

The manufacturer or bidder shall prepare and submit to the purchaser a detailed report explaining how the losses in the VSC valves have been determined and including a breakdown of the valve losses into the constituent parts P_{V1} to P_{V9} for each operating condition at which losses are required to be guaranteed.

At the bid stage, and (where requested in the contract) after contract award but before the manufacturing of valve components, the report shall document the assumptions used in arriving at the calculated value of losses. After manufacturing, the report shall document the actual values of test data derived from characterisation tests and routine tests on components.

Although a breakdown of the valve losses into the constituent parts P_{V1} to P_{V9} is requested, only the total valve losses P_{VT} shall be subject to financial evaluation.

A recommended list of data to be included in the report is presented in Annex B,

89 **5 Conduction losses**

90 5.1 General

91 Add at the end of 5.1:

To simplify the process of mathematically analysing conduction losses, the on-state voltage of IGBTs and diodes is usually represented as a piecewise-linear approximation with a threshold voltage V_0 and a slope resistance R_0 , as shown on Figure 2 of IEC 62751-1.

It is possible to obtain greater accuracy by using a more exact model of the device on-state 95 voltage (for example, using a polynomial function to represent the on-state voltage) rather 96 97 than the piecewise linear approximation, and then performing a direct numerical integration. However, the piecewise-linear approximation is preferred because it simplifies the calculation 98 process, allows greater transparency and still permits good accuracy to be obtained, provided 99 the measurements used to derive the piecewise-linear approximation are made at appropriate 100 values of current. Therefore it is recommended that V_0 and R_0 are determined by measuring 101 on-state voltage at 100 % and 33 % of the device rated current and performing a linear 102 103 extrapolation.

In the event that the purchaser prefers to use the more accurate method using a polynomial
 function then this shall be clearly stated in the purchasing specification and all bidders are
 expected to calculate power losses in a comparable way.

107 **5.2 IGBT conduction loss**

- 108 Replace all text and equations (2) (5) after explanations of values for equation (1) by:
- By means of numerical simulation the currents shall be calculated for the IGBTs T1 and T2 for each MMC building block, respectively:

111
$$I_{\text{Tlav}} = \frac{1}{t_{\text{i}}} \cdot \int_{0}^{t_{\text{i}}} i_{\text{Tl}}(t) \cdot dt$$

112
$$I_{\text{T2av}} = \frac{1}{t_i} \cdot \int_{0}^{t_i} i_{\text{T2}}(t) \cdot dt$$
(3)

62751-2/Ed1/A1/CDV © IEC (E)

 $1 t_i$

(4)

$$I_{\rm T1rms} = \sqrt{\frac{1}{t_{\rm i}}} \cdot \int_{0}^{t_{\rm T1}} i_{\rm T1}(t)^2 \cdot dt$$

114

1

125

 $I_{\rm T2rms} = \sqrt{\frac{1}{t_{\rm i}} \cdot \int_{0}^{t_{\rm i}} i_{\rm T2}(t)^2 \cdot dt}$ (5)

115 where

 t_i is the integration time used in the simulation;

117 t_i shall not be less than 1 s.

If different IGBT types are used for T1 and T2, corresponding values for threshold voltagesand slope resistances shall be used accordingly.

120 5.3 Diode conduction losses

Replace all text and equations (7) - (10) after explanations of values for equation (6) by:

By means of numerical simulation the currents shall be calculated for the diodes D1 and D2 for each MMC building block, respectively:

24
$$I_{\text{D1av}} = \frac{1}{t_{i}} \cdot \int_{0}^{t_{i}} i_{\text{D1}}(t) \cdot dt$$
(7)

$$I_{\rm D2av} = \frac{1}{t_{\rm i}} \cdot \int_{0}^{t_{\rm i}} i_{\rm D2}(t) \cdot dt$$
(8)

126
$$I_{\rm D1rms} = \sqrt{\frac{1}{t_{\rm i}} \cdot \int_{0}^{t_{\rm i}} i_{\rm D1}(t)^2 \cdot dt}$$
(9)

127
$$I_{\rm D2rms} = \sqrt{\frac{1}{t_{\rm i}} \cdot \int_{0}^{t_{\rm i}} i_{\rm D2}(t)^2 \cdot dt}$$
(10)

128 where

 t_i is the integration time used in the simulation;

130 t_i shall not be less than 1 s.

131 If different diode types are used for D1 and D2, corresponding values for threshold voltages132 and slope resistances shall be used accordingly.

133 5.4 Other conduction losses

134 Replace the second sentence of the first paragraph by:

For modular multi-level converters this mainly consists of interconnecting busbars. Losses in valve reactors shall be considered separately from valve losses and calculated using the principles defined for AC filter reactors in IEC 61803.

138 9 Other losses

139 9.1 Snubber circuit losses

140 Replace the note by the following, and include it in the main text:

Including a snubber parallel to a VSC valve level influences the turn-on/turn-off behaviour of 141 the IGBT/diode which means that the snubber circuits shall be correctly represented during 142 the characterisation tests on the semiconductor devices. 143

144 9.2.1 General

Replace the first sentence of the fourth paragraph by: 145

146 The power consumption of each valve electronics unit should be determined by direct measurement on a sample of real valve electronics units under representative switching 147 conditions (voltage, current, switching frequency etc). Tests shall be performed on a 148 minimum quantity of valve electronics units equivalent to five submodules or 10 VSC valve 149 levels (for the CTL design). 150

Annex A: Description of power loss mechanisms in MMC valves 151

A.1 Introduction to MMC Converter topology 152

- Figure A.2 153
- Replace "VSC valve leve" by "VSC valve level". 154
- 155 Figure A.3
- Replace " I_L " by " I_C ". 156
- A.2.1 Simplified analysis with voltage and current in phase 157
- Figure A.4 158
- Replace " $I_LG_{2/2}$ " by " $I_C \times \sqrt{2/2}$ ". 159
- Replace " $I_{d}/3 + I_{L} \times \sqrt{2/2} \approx I_{dc}$ " by " $I_{d}/3 + I_{C} \times \sqrt{2/2} \approx I_{dc}$ " 160
- A.2.3 Effects of third harmonic injection 161
- Figure A.6 162
- Replace " I_L " by " I_C ". 163
- A.3.1 Description of conduction paths 164
- Figure A.9 165
- Replace the existing title of Figure 9 166
- Typical patterns of conduction for inverter operation (left) and rectifier operation (right) 167
- by a new title: 168
- Typical patterns of conduction for inverter operation (left) and rectifier operation (right), based 169 on the submodule configuration of Figure A.7 (a). 170
- 171 Figure A.10
- Replace " I_L " by " I_C ". 172
- Replace the first sentence in paragraph 5 from the end of subclause A.3.1: 173

All series connected MMC building blocks will be stressed with the same switching events, but 174 at different occasions. 175

- 176 by the following sentence
- Although different MMC building blocks in the valve experience switching events at different 177
- times, on average the stress is the same on all series-connected MMC building blocks in the 178

179 valve.

180 A.3.2.1 Approximate analytical solution

181 Replace the existing text of A.3.2.1 by the following text:

182 It will be noted from Figure A.8 that at any time there is always one, and only one, current 183 path conducting in each MMC building block.

If the on-state voltage characteristics of the four switch positions in the MMC building block were identical, calculation of the semiconductor device conduction losses would be straightforward, since there would be no need to know the operating state of the MMC building block at any time. The total semiconductor conduction loss per MMC building block would then simply be given by:

$$P_{\text{cond}} = N_c \left(V_0 \cdot I_{\text{vav}} + R_0 \cdot I_{\text{vrms}}^2 \right)$$
(A.1)

190 where

189

195

- 191 N_c is the number of series-connected semiconductor devices per switch position;
- 192 V_0 , R_0 are the threshold voltage and slope resistance of the device;
- 193 I_{vav} is the mean value of the rectified current in the valve, averaged over one power-194 frequency cycle (Figure A.13).

$$I_{\rm vav} = \frac{1}{2\pi} \cdot \int_{0}^{2\pi} |i_{\rm vtt}(\omega t)| \cdot d(\omega t)$$
(A.2)

196 where

197 $i_{vtt}(\omega t)$ is the instantaneous current between the terminals of the valve

198 NOTE I_{vav} is not the same as the mean valve current, which is simply $I_d/3$. For these purposes, the rectified 199 current is needed because current will only flow in those semiconductor device(s) which are forward biased.

 $I_{\rm vrms}$ is the rms current in the valve, averaged over one power-frequency cycle

201
$$I_{\rm vrms} = \sqrt{\frac{1}{2\pi} \cdot \int_{0}^{2\pi} i_{\rm vtt} (\omega t)^2 \cdot d(\omega t)}$$
(A.3)