

SLOVENSKI STANDARD SIST EN IEC 63093-9:2020

01-oktober-2020

Nadomešča: SIST EN 60424-5:2009 SIST EN 62317-9:2007 SIST EN 62317-9:2007/A1:2007

Feritna jedra - Smernice o merah in mejnih vrednostih površinskih nepravilnosti -9. del: Planarna jedra

Ferrite cores - Guidelines on dimensions and the limits of surface irregularities - Part 9: Planar cores **iTeh STANDARD PREVIEW**

(standards.iteh.ai)

SIST EN IEC 63093-9:2020 https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020

Ta slovenski standard je istoveten z: EN IEC 63093-9:2020

<u>ICS:</u>

29.100.10 Magnetne komponente

Magnetic components

SIST EN IEC 63093-9:2020

en

2003-01. Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN IEC 63093-9:2020 https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020

SIST EN IEC 63093-9:2020

EUROPEAN STANDARD NORME EUROPÉENNE **EUROPÄISCHE NORM**

EN IEC 63093-9

June 2020

ICS 29,100,10

Supersedes EN 60424-5:2009, EN 62317-9:2006 and all of its amendments and corrigenda (if any)

English Version

Ferrite cores - Guidelines on dimensions and the limits of surface irregularities - Part 9: Planar cores (IEC 63093-9:2020)

Novaux ferrites - Lignes directrices relatives aux dimensions et aux limites des irrégularités de surface -Partie 9: Noyaux planaires (IEC 63093-9:2020)

Ferritkerne - Richtlinien zu Maßen und Grenzen von Oberflächenbeschädigungen - Teil 9: Planarkerne (IEC 63093-9:2020)

This European Standard was approved by CENELEC on 2020-05-21. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions. SIST EN IEC 63093-9:2020

https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovania, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

European foreword

The text of document 51/1308/CDV, future edition 1 of IEC 63093-9, prepared by IEC/TC 51 "Magnetic components, ferrite and magnetic powder materials" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 63093-9:2020.

The following dates are fixed:

- latest date by which the document has to be implemented at national (dop) 2021-02-21 level by publication of an identical national standard or by endorsement
- latest date by which the national standards conflicting with the (dow) 2023-05-21 document have to be withdrawn

This document supersedes EN 60424-5:2009 and EN 62317-9:2006 and all of its amendments and corrigenda (if any).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

iTeh STANDARD PREVIEW (standards.iteh.ai)

Endorsement notice

https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020

The text of the International Standard IEC 63093-9:2020 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 60424-5:2009 NOTE Harmonized as EN 60424-5:2009 (not modified)

IEC 63093-4 NOTE Harmonized as EN IEC 63093-4

Annex ZA

(normative)

Normative references to international publications with their corresponding European publications

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE 1 Where an International Publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

NOTE 2 Up-to-date information on the latest versions of the European Standards listed in this annex is available here: www.cenelec.eu.

Publication	<u>Year</u>	Title	EN/HD	<u>Year</u>
IEC 60205	2016	Calculation of the effective parameters of magnetic piece parts	EN 60205	2017
IEC 60401-1	- 1	Terms and nomenclature for cores made of magnetically soft ferrites - Part 1: Terms used for physical irregularities and reference of dimensions	N -	-
IEC 60424-1	https://	Ferrite cores - Guidelines on the limits of surface the irregularities and a surface the surface specification specification specification	EN 60424-1 5-a057-	-

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN IEC 63093-9:2020 https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020



IEC 63093-9

Edition 1.0 2020-04

INTERNATIONAL STANDARD

NORME INTERNATIONALE

Ferrite cores – Guideline Son dimensions and the limits of we surface irregularities – Part 9: Planar-cores (standards.iteh.ai)

SIST EN IEC 63093-9:2020

Noyaux ferrites <u>time Lignes</u> directrices relatives aux dimensions7et aux limites des irrégularités de surface - 3093-9-2020 Partie 9: Noyaux planaires

INTERNATIONAL ELECTROTECHNICAL COMMISSION

COMMISSION ELECTROTECHNIQUE INTERNATIONALE

ICS 29.100.10

ISBN 978-2-8322-8080-5

Warning! Make sure that you obtained this publication from an authorized distributor. Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.

 Registered trademark of the International Electrotechnical Commission Marque déposée de la Commission Electrotechnique Internationale

CONTENTS

FOREW	ORD	4			
INTROD	UCTION	6			
1 Sco	1 Scope				
2 Nor	mative references	7			
3 Terr	ns and definitions	7			
4 Prin	nary dimensions	7			
4.1	Planar shapes and dimensions	7			
4.2	4.2 Dimensions and effective parameters of planar EL-core and mating PLT-core				
4.3	4.3 Dimensions and effective parameters of low-profile E-core and mating PLT- core				
4.4	Dimensions and effective parameters of low-profile ER-core and mating PLT-core	. 12			
5 Limi	its of surface irregularities	.15			
5.1	General	.15			
5.2	Examples of surface irregularities	. 16			
5.3	Chips and ragged edges	. 17			
5.3.	1 General	. 17			
5.3.	2 Chips and ragged edges on the mating surfaces	.17			
5.3.	3 Chips and ragged edges on other surfaces . C. Y. L.C. VY	.18			
5.4	Cracks (standards.iteh.ai)	.20			
5.5	Flash	.20			
5.0 5.7	Sist EN-IEC 63093-9,2020	20			
5.8	Pores 1f8513c0fe07/sist-en-jec-63093-9-2020	24			
Annex A	(normative) Low-profile core design	.26			
A 1	General design	26			
A.2	EL-core design	.26			
A.3 ER-core design		.27			
Annex B	(informative) Reference values of allowable areas of chips	.29			
Bibliogra	phy	. 31			
Ũ					
Figure 1	– Planar EL-core and mating PLT-core	8			
Figure 2	- Low-profile E-core and mating PLT-core	. 10			
Figure 3	- Low-profile ER-core and mating PLT-core	.12			
Figure 4	Figure 4 – Examples of surface irregularities for planar EL-core				
Figure 5 – Examples of surface irregularities for low-profile E-core					
Figure 6	- Examples of surface irregularities for low-profile ER-core	. 16			
Figure 7	- Chip location for planar EL-core	. 17			
Figure 8	Figure 8 – Chip location for low-profile E-core				
Figure 9 – Chip location for low-profile ER-core					
Figure 1	Figure 10 – Cracks and pull-out location for planar EL-core 2°				
Figure 11 – Cracks and pull-out location for low-profile F-core					
Figure 12 – Cracks and pull-out location for low-profile ER-core					
Figure 12 – Gracks and pull-out location for \Box acro					
Figure 13 – Reference dimensions for EL-core					

IEC 63093-9:2020 © IEC 202	0 - 3 -

Figure 14 – Reference dimensions for E-core	22
Figure 15 – Reference dimensions for ER-core	23
Figure 16 – Example of the location of a crystallite on planar EL-core	24
Figure 17 – Example of the location of a crystallite on low-profile E-core	24
Figure 18 – Example of the location of a crystallite on low-profile ER-core	24
Figure 19 – Example of the location of a pore on planar EL-core	25
Figure 20 – Example of the location of a pore on low-profile E-core	25
Figure 21 – Example of the location of a pore on low-profile ER-core	25
Table 1 Dimensions of planar EL core EL and mating DLT core	0
Table 2 Effective peremeter values and 4 + values	9
Table 2 – Effective parameter values and A_{min} values	10
Table 3 – Dimensions of low-profile E-core and mating PLT-core	
Table 4 – Effective parameter values and A_{min} values	12
Table 5 – Dimensions of low-profile ER-core and mating PLT-core	13
Table 6 – Effective parameter values and A_{min} values	14
Table 7 – Area and length reference for visual inspection	19
Table 8 – Limits of cracks for planar EL-core	22
Table 9 – Limits of cracks for low-profile E-core	23
Table 10 – Limits of cracks for low-profile ER-core	23
Table A.1 – Sizes and design ratios for ER-core S.iten.ai)	28
Table B.1 – Allowable areas of chips for planar EL-core	29
Table B.2 – Allowable areas of chips for low-profile E-core	29
Table B.3 – Allowable areas of chips for lowsprofile ER-core0	

- 4 -

INTERNATIONAL ELECTROTECHNICAL COMMISSION

FERRITE CORES – GUIDELINES ON DIMENSIONS AND THE LIMITS OF SURFACE IRREGULARITIES –

Part 9: Planar-cores

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- the latter. <u>1f8513c0fe07/sist-en-iec-63093-9-2020</u>
 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 63093-9 has been prepared by IEC technical committee 51: Magnetic components, ferrite and magnetic powder materials.

This first edition cancels and replaces the first edition of IEC 60424-5 published in 2009 and first edition of IEC 62317-9 published in 2006 and its Amendment 1:2007. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous editions of IEC 60424-5 and IEC 62317-9:

- a) IEC 63093-9 integrates IEC 60424-5 and IEC 62317-9;
- b) Table 1, Table 2 and Table 3 in IEC 60424-5:2009 have been moved to Annex B;
- c) some numbers are corrected in Table 4;
- d) Table 6 is amended following IEC 60205.

IEC 63093-9:2020 © IEC 2020

– 5 –

The text of this International Standard is based on the following documents:

CDV	Report on voting	
51/1308/CDV	51/1326/RVC	

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

A list of all parts in the IEC 63093 series, published under the general title *Ferrite cores* – *Guidelines on dimensions and the limits of surface irregularities,* can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

iTeh STANDARD PREVIEW (standards.iteh.ai)

SIST EN IEC 63093-9:2020 https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020

INTRODUCTION

Today, DC-to-DC converter power supplies increasingly employ transformers and chokes, the windings of which are made of multi-layer printed circuit boards or are constructed in the motherboard, rather than the transformers wound by conventional copper wires. This document specifies the optimum shapes and dimensions of cores for surface mounted devices (SMDs) and of cores for which the windings are constructed in the motherboard. The motherboard has slots cut out to accept the ferrite cores. This is called the total integration in a multi-layer motherboard. The core shape specified in this document satisfies the demand for lower profile as well as for smaller floor space.

The relations between the main dimensions of planar E-, ER- and EL-cores differ from those of standard cores. For example, the width of planar-cores is larger while the total height is much smaller. Also the thickness of the legs is in most cases smaller than compared to standard cores. Therefore the concept of fixed reference dimensions to determine the length of crack limits yields crack lengths which are not acceptable for this type of core. This document follows another concept which relates the crack length to dimensions of the surface on which the crack occurs.

Also the concept to determine the maximum area of chips based on the total mating surface fails in the case of planar-cores. The outer legs of planar-cores are much thinner than those of standard cores which makes overlapping and gluing much more difficult. A single chip of maximum size on the outer leg can affect the functionality of the core set. Therefore this document uses as a reference the mating surface on which the chip occurs.

Windings of planar-cores are often PCBs which are glued to the inner surfaces of the planarcore. For this reason the inner surfaces of the planar-cores should have a better quality than the inner surfaces of standard cores. This was taken into account by reducing the maximum allowable area of pull-outs in the inner surfaces 3093-9:2020

> https://standards.iteh.ai/catalog/standards/sist/d538462a-b0ed-41e5-a057-1f8513c0fe07/sist-en-iec-63093-9-2020