

**Specifikacijski jeziki elektronskega sistema - Jedrni informacijski model
VDHL 93**

Electronic system specification languages - VHDL 93 information core model

**iTeh STANDARD PREVIEW
(standards.iteh.ai)**

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)
[https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-
c294aa8d9b03/sist-tp-clc-r217-012-2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)

iTeh STANDARD PREVIEW
(standards.iteh.ai)

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)

<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004>

English version

**Electronic system specification languages
VHDL 93 information core model**

This CENELEC Report has been prepared by the Technical Committee CENELEC TC 217, Electronic Design Automation (EDA). It was approved by TC 217 on 1996-01-30 and endorsed by the CENELEC Technical Board on 1996-07-02.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Denmark, Finland, France, Germany, Greece, Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland and United Kingdom.

iTeh STANDARD PREVIEW
(standards.iteh.ai)

SIST-TP CLC/R217-012:2004
<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004>

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

Foreword

This report, which was developed by Cristian A. Giumale¹⁾, was submitted to CENELEC TC 217, Electronic Design Automation.

It was approved by TC 217 on 1996-01-30 and approved for publication by the CENELEC Technical Board on 1996-07-02.

Background

The problems discussed in the present document resulted from work supported by the UK Defence Research Agency to produce comprehensive information models of VHDL'87 and VHDL'93. As the research progressed it became clear that a single model of VHDL is not a satisfactory solution. Instead, a hierarchy of models, each of which describing the relevant aspects relating to a specific application purpose and from a specific perspective of VHDL, is a more satisfactory alternative. However, the model at the apex of this hierarchy describes the essential objects and the semantics of VHDL at the description, analysis, elaboration and simulation levels of design. It can be seen as an abstraction of all the other models in the hierarchy. Such a model of VHDL'93, called here *core model*, and which is part of the present document, is a result of the above mentioned project.

Acknowledgements

Support for the work described has been received from the UK Defence Research Agency and the Commission of the European Communities through the ESIP (ESPRIT 8370) project. We wish to thank in particular Hilary Kahn (Manchester University UK), Serafin Olcoz and Juana Lopez (TGI Spain) for their useful comments and suggestions concerning VHDL modelling, and VHDL itself.

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)

<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004>

1) University of Manchester, Oxford Road, Manchester M13 9PL UK

Contents

1	VHDL modelling focus	13
1.1	Postponed Processes	13
1.1.1	Source level processes	13
1.1.2	Elaborated processes	14
1.2	Impure Functions	17
1.2.1	Basic modelling idea	17
1.2.2	Modelling function execution	21
1.3	Shared Variables	22
1.4	Inertial Signal Assignments	22
1.5	Incremental Binding	25
1.6	Direct Instantiation	27
2	The VHDL model	31
	SCHEMA express_function_schema	33
	FUNCTION is_type	33
	FUNCTION select_objects	33
	FUNCTION unique_instance	33
	FUNCTION is_used_as	33
	FUNCTION context_of	33
	FUNCTION one_to_one	34
	FUNCTION partial_one_to_one	35
	FUNCTION not_defined	35
	SCHEMA abstract_block_schema	37
	ENTITY abstract_object	37
	ENTITY abstract_block	37
	ENTITY abstract_root_block	37
	ENTITY abstract_nested_block	37
	FUNCTION no_cycles	38
	FUNCTION is_visible	38
	SCHEMA type_schema	39
	CONSTANT	39
	ENTITY VHDL_identifier	39
	ENTITY extended_VHDL_type	40
	ENTITY VHDL_type	40
	ENTITY VHDL_subtype	40
	ENTITY extended_VHDL_value	40
	ENTITY VHDL_value	41
	ENTITY user_type	41
	ENTITY null_value_type	41
	RULE unique_null_value_type	42
	ENTITY null_value	42
	RULE unique_null_value	42
	FUNCTION is_null_value	42

iteh STANDARD PREVIEW
(standards.iteh.ai)

ENTITY scalar_type	42
ENTITY scalar_value	42
ENTITY numeric_type	42
ENTITY discrete_type	43
ENTITY numeric_value	43
ENTITY integer_type	43
RULE unique_integer_type	43
ENTITY integer_value	43
ENTITY floating_point_type	44
ENTITY floating_point_value	44
RULE unique_floating_point_type	44
ENTITY physical_type	45
ENTITY physical_unit	45
ENTITY physical_value	46
ENTITY enumeration_type	46
TYPE enumeration_literal	47
ENTITY graphic_character	47
ENTITY enumeration_value	47
FUNCTION index_of_value	48
ENTITY range_type	48
ENTITY discrete_range	48
ENTITY integer_range	48
ENTITY enumeration_range	49
ENTITY floating_point_range	49
ENTITY physical_range	49
ENTITY composite_type	49
ENTITY composite_value	50
ENTITY record_type	50
ENTITY field_descriptor	50
ENTITY record_value	50
ENTITY field_value	51
FUNCTION record_field_values	51
ENTITY array_type	51
ENTITY constrained_array_type	52
ENTITY unconstrained_array_type	52
ENTITY index_specification	52
ENTITY unconstrained_index_specification	52
ENTITY constrained_index_specification	52
ENTITY array_value	53
FUNCTION array_item_values	53
ENTITY array_item_value	53
FUNCTION indexes_in_range	54
ENTITY access_type	55
ENTITY access_value	55
ENTITY file_type	55
FUNCTION is_one_dimensional_array	56
FUNCTION access_or_file_type_in_VHDL_type	56
FUNCTION access_or_file_type_in_array_type	56
FUNCTION access_or_file_type_in_record_type	56
ENTITY file_value	57
ENTITY VHDL_time_type	57
ENTITY VHDL_time_value	57
ENTITY natural_type	57
ENTITY positive_type	58

STANDARD PREVIEW
(standards.iteh.ai)

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)

standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004

ENTITY boolean_type	58
RULE unique_boolean_type	58
ENTITY bit_type	58
RULE unique_bit_type	58
ENTITY character_type	58
RULE unique_character_type	58
ENTITY string_type	58
RULE unique_string_type	58
FUNCTION is_basic_type	59
FUNCTION is_user_type	59
FUNCTION is_same_type	59
RULE complete_identity_functions	59
SCHEMA basic_object_schema	61
ENTITY extended_typed_object	61
ENTITY typed_object	61
ENTITY basic_object	61
ENTITY initialised_object	62
FUNCTION valid_default_value	62
ENTITY VHDL_expression	62
ENTITY time_expression	62
ENTITY VHDL_function	63
ENTITY function_point	64
ENTITY function_state	65
ENTITY pure_function	65
ENTITY impure_function	65
ENTITY conversion_function	66
ENTITY defined_conversion_function	66
ENTITY identity_conversion_function	66
FUNCTION is_identity_conversion_function	67
FUNCTION get_identity_conversion_function	67
ENTITY composite_conversion_function	67
ENTITY composite_conversion_function_point	69
ENTITY composite_conversion_function_state	69
FUNCTION composable_functions	70
RULE complete_composite_conversion_functions	70
FUNCTION get_composite_conversion_function	70
ENTITY resolution_function	70
ENTITY component_declaration	71
FUNCTION check_component_port	72
ENTITY generic_constant	72
ENTITY variable	73
ENTITY shared_variable	73
ENTITY local_variable	73
TYPE bus_or_register	73
ENTITY signal	73
ENTITY guard_signal	74
ENTITY explicit_signal	74
FUNCTION check_resolution_function_type	76
TYPE port_mode	76
ENTITY port	76
FUNCTION visible_port_resolution_function	77
ENTITY internal_signal	77
FUNCTION visible_signal_resolution_function	78
ENTITY scalar_signal	78

ITHE STANDARD PREVIEW

(standards.iteh.ai)

SIST-TP CLC/R217-012:2004

<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85->

[294aa8d9-b03/sist-tp-clc-r217-012-2004](https://standards.iteh.ai/catalog/standards/sist/294aa8d9-b03/sist-tp-clc-r217-012-2004)

ENTITY composite_signal	78
FUNCTION no_recursive_signal	79
FUNCTION valid_signal_elements	79
FUNCTION no_of_array_elements	80
ENTITY complete_signal	80
ENTITY signal_slice	80
FUNCTION check_slice_validity	81
FUNCTION slice_of_resolved_signal	81
FUNCTION is_signal	82
FUNCTION is_port	82
FUNCTION is_port_mode	82
FUNCTION is_readable	82
FUNCTION is_writable	82
ENTITY signal_source	83
ENTITY composite_signal_source	83
FUNCTION compatible_driver_sources	84
FUNCTION compatible_connection_sources	84
ENTITY scalar_signal_source	85
ENTITY signal_driver_source	85
ENTITY port_connection_source	86
ENTITY port_assoc_formal_to_actual	86
ENTITY port_assoc_actual_to_formal	87
RULE complete_port_connection_sources	87
FUNCTION composed_port_connections	87
FUNCTION get_port_connection_source	88
SCHEMA association_schema	89
TYPE assoc_value	89
ENTITY assoc_element	89
ENTITY port_assoc_element	89
ENTITY derived_port_assoc_element	91
ENTITY direct_port_assoc_element	91
ENTITY composite_port_assoc_element	92
FUNCTION compose_port_connections	94
ENTITY defined_port_assoc_element	95
ENTITY one_way_port_assoc	96
ENTITY two_way_port_assoc	96
FUNCTION check_conversion_type	96
FUNCTION port_connections_from_port_assocs	97
ENTITY generic_assoc_element	97
ENTITY derived_generic_assoc_element	98
ENTITY direct_generic_assoc_element	98
ENTITY composite_generic_assoc_element	99
ENTITY defined_generic_assoc_element	99
ENTITY map_aspect	100
ENTITY port_map_aspect	100
ENTITY defined_port_map_aspect	100
FUNCTION check_port_assoc_element	101
ENTITY derived_port_map_aspect	102
ENTITY generic_map_aspect	103
ENTITY defined_generic_map_aspect	103
ENTITY derived_generic_map_aspect	104
FUNCTION actual_for_formal	105
FUNCTION is_associated_formal	105
FUNCTION derive_port_assocs	105

STANDARD PREVIEW
(standards.iteh.ai)

SIST-TP CLC/R217-012:2004

<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004>

FUNCTION derive_generic_assocs	106
FUNCTION check_unconnected_port	106
SCHEMA design_description_schema	107
ENTITY package_declaration	107
ENTITY package_body	109
ENTITY function_body	110
FUNCTION no_recursive_package_use	111
FUNCTION test_for_defined_types	111
FUNCTION test_for_function_defined_types	111
FUNCTION types_from_packages	112
FUNCTION functions_from_packages	112
FUNCTION signals_from_packages	112
FUNCTION variables_from_packages	113
FUNCTION components_from_packages	113
ENTITY entity_declaration	113
ENTITY program_block	116
ENTITY architecture_body	118
ENTITY block	119
FUNCTION check_guard_expression	121
FUNCTION test_for_visible_types	121
FUNCTION test_for_function_visible_types	122
FUNCTION convert_set	122
ENTITY concurrent_statement	122
ENTITY non_passive_concurrent_statement	122
ENTITY passive_concurrent_statement	123
ENTITY component	123
ENTITY component_instance	124
ENTITY entity_instance	124
ENTITY configuration_instance	125
ENTITY process	126
ENTITY passive_process	127
ENTITY non_passive_process	127
ENTITY non_postponed_process	129
ENTITY postponed_process	129
ENTITY sequential_statement	129
ENTITY computation_statement	129
TYPE assignment_delay	129
ENTITY signal_assignment	129
ENTITY waveform_element	130
ENTITY waveform_expression	130
ENTITY null_waveform_element	130
ENTITY non_null_waveform_element	130
ENTITY unguarded_signal_assignment	131
ENTITY guarded_signal_assignment	131
FUNCTION valid_guarded_assignment	131
ENTITY wait_statement	132
ENTITY delay_wait_clause	132
ENTITY signal_wait_clause	132
ENTITY condition_wait_clause	133
FUNCTION is_visible_signal	133
SCHEMA design_configuration_schema	135
ENTITY entity_aspect	135
FUNCTION fully_bound_component_instance	135
ENTITY design_entity	136

ITeH STANDARD PREVIEW

(standards.iteh.ai)

SIST-TP/CLC/R217-012:2004

[https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c794aa8d9b03/sist-tp-clc-r217-012-2004)

[c794aa8d9b03/sist-tp-clc-r217-012-2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c794aa8d9b03/sist-tp-clc-r217-012-2004)

FUNCTION get_entity	136
FUNCTION get_architecture	136
ENTITY component_instance_binding	137
FUNCTION configuration_port_assocs	138
FUNCTION configuration_generic_assocs	139
FUNCTION incrementally_configured_generic	140
ENTITY configuration_specification	140
FUNCTION entity_visibility_from_config_spec	141
ENTITY component_configuration	141
ENTITY multiple_component_configuration	142
ENTITY primary_component_config	143
ENTITY incremental_component_config	144
FUNCTION check_incremental_entity_aspect	144
FUNCTION entity_visibility_from_component_config	145
FUNCTION check_component_block_configuration	145
ENTITY configuration_hierarchy_block	145
ENTITY configuration_declaration	146
ENTITY block_configuration	147
ENTITY architecture_body_configuration	149
ENTITY internal_block_configuration	149
FUNCTION derive_visible_used_libraries	149
FUNCTION derive_visible_used_packages	149
FUNCTION blocks_from_component_configs	150
SCHEMA design_library_schema	151
ENTITY design_unit	151
ENTITY context_clause	151
ENTITY library_unit	151
FUNCTION derive_context_resource_libraries	152
FUNCTION derive_context_used_packages	152
ENTITY library_primary_unit	152
ENTITY library_secondary_unit	153
ENTITY design_library	153
SCHEMA design_elaboration_schema	155
ENTITY elaborated_design	155
ENTITY elaborated_design_entity	155
ENTITY elaborated_configuration_declaration	156
ENTITY elaborated_block_configuration	156
ENTITY elaborated_architecture_body_configuration	158
ENTITY elaborated_internal_block_configuration	158
ENTITY elaborated_VHDL_expression	158
ENTITY elaborated_time_expression	158
ENTITY evaluated_VHDL_expression	159
ENTITY evaluated_time_expression	159
FUNCTION valid_evaluated_expression	159
ENTITY elaborated_VHDL_function	160
ENTITY elaborated_resolution_function	160
ENTITY elaborated_conversion_function	160
ENTITY elaborated_defined_conv_function	160
ENTITY elaborated_identity_conv_function	161
ENTITY elaborated_composite_conv_function	161
ENTITY elaborated_package_declaration	161
ENTITY elaborated_program_block	162
ENTITY elaborated_architecture_body	165
ENTITY elaborated_block	165

STANDARD PREVIEW
(standards.iteh.ai)

SIST-TP,CLC/R217-012:2004

https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-

sist-tp-clc-r217-012-2004

FUNCTION valid_elaborated_guard	166
FUNCTION check_elaborated_generic	167
FUNCTION package_body_variables	167
FUNCTION packages_from_elaborated_processes	167
FUNCTION signals_from_elaborated_packages	167
FUNCTION variables_from_elaborated_packages	168
FUNCTION reachable_variable	168
FUNCTION reachable_signal	169
FUNCTION reachable_signals	169
FUNCTION look_up_block_signal	169
FUNCTION select_signal	170
ENTITY elaborated_component	170
ENTITY elaborated_entity_instance	172
ENTITY elaborated_configuration_instance	172
ENTITY elaborated_component_instance	173
ENTITY elaborated_component_configuration	174
ENTITY elaborated_configuration_specification	176
ENTITY elaborated_generic_constant	176
FUNCTION derive_generics_value	177
ENTITY elaborated_variable	177
ENTITY elaborated_signal	178
ENTITY elaborated_guard_signal	178
ENTITY elaborated_explicit_signal	178
FUNCTION signal_default_value	179
FUNCTION check_elaborated_signal_resolution_function	180
FUNCTION check_disconnection_expression	180
ENTITY elaborated_scalar_signal	180
ENTITY elaborated_composite_signal	180
FUNCTION check_composite_default_value	181
ENTITY elaborated_complete_signal	181
ENTITY elaborated_signal_slice	181
ENTITY elaborated_signal_source	181
ENTITY elaborated_composite_signal_source	182
ENTITY elaborated_scalar_signal_source	182
ENTITY elaborated_signal_driver_source	183
ENTITY elaborated_port_connection_source	183
FUNCTION check_the_elaborated_actual	185
FUNCTION select_elaborated_source	185
FUNCTION check_elaborated_port_connection_conversion_function	185
FUNCTION check_port_to_port_connection	185
ENTITY block_port_connection	186
ENTITY entity_instance_port_connection	187
ENTITY configuration_instance_port_connection	187
ENTITY component_instance_port_connection	188
ENTITY configuration_specification_port_connection	188
ENTITY component_configuration_port_connection	189
FUNCTION look_up_package_signal	189
ENTITY elaborated_process	190
ENTITY elaborated_non_postponed_process	191
ENTITY elaborated_postponed_process	191
ENTITY elaborated_sequential_statement	191
ENTITY elaborated_computation_statement	192
ENTITY elaborated_signal_assignment	192
ENTITY elaborated_waveform_element	193

STANDARD PREVIEW
(standards.iteh.ai)

IST-TP-CLC/R217-012:2004
<http://standards.sist/d9c7aa60-4ca9-4d97-9f85->
tp-clc-r217-012-2004

ENTITY elaborated_waveform_expression	193
ENTITY elaborated_null_waveform_elcment	193
ENTITY elaborated_non_null_waveform_element	193
FUNCTION check_elaborated_waveform_elements	194
ENTITY elaborated_unguarded_signal_assignment	194
ENTITY elaborated_guarded_signal_assignment	194
ENTITY elaborated_wait_statement	195
FUNCTION get_sensitivity_signals	195
ENTITY elaborated_signal_wait	196
ENTITY elaborated_condition_wait	196
ENTITY elaborated_delay_wait	197
SCHEMA design_simulation_schema	199
ENTITY design_simulation	199
ENTITY simulation_cycle	200
ENTITY simulation_start_cycle	201
ENTITY simulation_subsequent_cycle	201
FUNCTION time_ordered_simulation_cycles	201
FUNCTION design_elaborated_signals	202
FUNCTION design_architecture_signals	202
FUNCTION design_configuration_signals	203
FUNCTION design_elaborated_processes	203
FUNCTION dcsign_elaborated_signal_sources	204
FUNCTION previous_simulation_cycle	204
FUNCTION is_start_cycle	204
ENTITY simulated_process_state	205
FUNCTION process_state	206
ENTITY blocked_process_state	207
FUNCTION valid_wait_for	207
ENTITY resumed_process_state	208
ENTITY first_cycle_resumed_ps	208
ENTITY subsequent_cycle_resumed_ps	208
FUNCTION valid_unblocked_wait	209
ENTITY active_process_state	209
ENTITY subsequently_active_ps	210
ENTITY immediately_active_ps	210
ENTITY immediately_active_postponed_ps	211
ENTITY immediately_active_non_postponed_ps	211
ENTITY in_limbo_process_state	211
ENTITY immediately_in_limbo_ps	211
ENTITY staying_in_limbo_ps	212
FUNCTION is_delta_cycle	212
ENTITY executed_wait	212
FUNCTION get_wait_condition_result	213
ENTITY executed_signal_wait	213
ENTITY executed_condition_wait	214
ENTITY excuted_dclay_wait	214
ENTITY blocking_executed_wait	215
ENTITY blocked_executed_wait	215
ENTITY active_executed_wait	216
ENTITY active_signal_wait	216
ENTITY blocked_signal_wait	217
ENTITY active_condition_wait	217
ENTITY blocked_condition_wait	217
ENTITY active_delay_wait	217

STANDARD PREVIEW
(standards.iteh.ai)

IST-TP, CLC/R217-012:2004
<http://www.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-8d9b03/sist-tp-clc-r217-012-2004>

ENTITY blocked_delay_wait	218
ENTITY executed_signal_assignment	218
FUNCTION compute_pulse_rejection_limit	219
ENTITY executed_unguarded_signal_assignment	220
ENTITY executed_guarded_signal_assignment	220
ENTITY active_guarded_assignment	221
ENTITY passive_guarded_assignment_of_guarded_signal	221
FUNCTION get_disconnection_delay	222
FUNCTION is_active_guard	222
ENTITY waveform_transaction	222
ENTITY null_waveform_transaction	223
ENTITY non_null_waveform_transaction	223
FUNCTION check_transaction_ordering	224
FUNCTION check_waveform_transactions	224
ENTITY simulated_signal_state	225
FUNCTION signal_state	225
FUNCTION is_active_signal	225
ENTITY simulated_guard_signal_state	225
FUNCTION compute_guard_value	226
ENTITY simulated_explicit_signal_state	226
ENTITY simulated_scalar_signal_state	228
ENTITY simulated_composite_signal_state	228
ENTITY resolved_composite_signal_state	229
ENTITY unresolved_composite_signal_state	229
ENTITY simulated_resolved_slice_state	230
ENTITY simulated_signal_source	230
FUNCTION source_state	231
ENTITY simulated_composite_signal_source	231
ENTITY simulated_scalar_signal_source	232
ENTITY port_connection	232
ENTITY signal_driver	233
ENTITY first_cycle_signal_driver	234
ENTITY subsequent_cycle_signal_driver	235
FUNCTION current_cycle_transaction	235
FUNCTION waveform_transform	235
FUNCTION update_waveform	236
FUNCTION transaction_predecessor	238
FUNCTION signal_driver_disconnection	238
FUNCTION signal_driver_value	238
ENTITY executed_VHDL_expression	239
ENTITY executed_time_expression	239
ENTITY executed_VHDL_function	240
ENTITY executed_function_state	241
ENTITY executed_resolution_function	241
ENTITY executed_conversion_function	242
ENTITY executed_driving_value_conversion	243
ENTITY executed_effective_value_conversion	243
FUNCTION get_resolution_execution_context	243
FUNCTION get_conversion_execution_context	244
FUNCTION select_containing_block	245
FUNCTION is_nested	245
FUNCTION get_source_values	245
FUNCTION get_connection_source	246
FUNCTION event_on_signal	246

FUNCTION scalar_signal_driving_value	246
FUNCTION scalar_signal_effective_value	247
FUNCTION scalar_signal_current_value	248
FUNCTION is_connected	248
FUNCTION port_connection_driving_value	248
FUNCTION port_connection_effective_value	248
FUNCTION resolved_signal_slice_value	249
FUNCTION build_aggregate	249
FUNCTION composite_source_value	249
FUNCTION composite_signal_value	250
FUNCTION composite_signal_driving_value	250
FUNCTION composite_signal_effective_value	251
FUNCTION composite_signal_current_value	251
SCHEMA time_schema	253
CONSTANT start_time	253
TYPE Time_value	253
ENTITY Event	253
ENTITY Time_point	253
RULE linearise_time	254
FUNCTION is_next	254
FUNCTION is_concurrent	254
FUNCTION is_previous	255
FUNCTION is_before	255
FUNCTION is_after	255
ITh STANDARD PREVIEW (standards.iteh.ai)	
Index	257
Glossary	263
Bibliography	270

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004)

<https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-c294aa8d9b03/sist-tp-clc-r217-012-2004>

Chapter 1

VHDL modelling focus

The core model of VHDL'93 is based on the core model of VHDL'87 [GC94]. Apart from minor modifications, the main extensions of the model focus the following new features of VHDL'93 (as discussed in [BJM93]).

New Simulation Mechanisms

Postponed Processes

Shared Variables

New Structuring Mechanisms

Direct Instantiation

Incremental Binding

New Interfacing Mechanisms

Impure Functions

Slight Enhancements

Inertial Signal Assignments

ITeH STANDARD PREVIEW
(standards.iteh.ai)

[SIST-TP CLC/R217-012:2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-294aa8d9b03/sist-tp-clc-r217-012-2004)

[https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-294aa8d9b03/sist-tp-clc-r217-012-2004)

[294aa8d9b03/sist-tp-clc-r217-012-2004](https://standards.iteh.ai/catalog/standards/sist/d9c7aa60-4ca9-4d97-9f85-294aa8d9b03/sist-tp-clc-r217-012-2004)

The modelling of the aspects above spans almost the whole model, from the design description level to the elaboration and simulation level. All aspects, except the direct instantiation, are conceptual extensions. Although the direct instantiation mechanism can be considered rather as a programming commodity, it was felt that it deserves explicit specification for outlining its special role in the description of a design.

1.1 Postponed Processes

A postponed process is a process which executes in the last delta cycle of a sequence of simulation delta cycles. The VHDL model is modified and extended as explained below.

1.1.1 Source level processes

The entity process classifies processes according to their description context (passive - for processes contained in an entity declaration, non_passive for other processes) and to their type (postponed, non_postponed).

ENTITY process