DRAFT INTERNATIONAL STANDARD ISO/DIS 21111-2

ISO/TC 22/SC 31

Secretariat: DIN

Voting begins on: 2019-07-08

Voting terminates on:

2019-09-30

Road vehicles — In-vehicle Ethernet —

Part 2:

Common physical entity requirements

Véhicules routiers — Ethernet automotive —

Partie 2: Exigences de l'entité physique commune

ICS: 43.040.10

I all Standards tell all sandards and sandar

THIS DOCUMENT IS A DRAFT CIRCULATED FOR COMMENT AND APPROVAL. IT IS THEREFORE SUBJECT TO CHANGE AND MAY NOT BE REFERRED TO AS AN INTERNATIONAL STANDARD UNTIL PUBLISHED AS SUCH.

IN ADDITION TO THEIR EVALUATION AS BEING ACCEPTABLE FOR INDUSTRIAL, TECHNOLOGICAL, COMMERCIAL AND USER PURPOSES, DRAFT INTERNATIONAL STANDARDS MAY ON OCCASION HAVE TO BE CONSIDERED IN THE LIGHT OF THEIR POTENTIAL TO BECOME STANDARDS TO WHICH REFERENCE MAY BE MADE IN NATIONAL REGULATIONS.

RECIPIENTS OF THIS DRAFT ARE INVITED TO SUBMIT, WITH THEIR COMMENTS, NOTIFICATION OF ANY RELEVANT PATENT RIGHTS OF WHICH THEY ARE AWARE AND TO PROVIDE SUPPORTING DOCUMENTATION.

This document is circulated as received from the committee secretariat.



Reference number ISO/DIS 21111-2:2019(E) IT PART A RANGE AND A REAL AND A REAL AND A REAL AND A REAL ASSESSMENT OF THE PROPERTY OF THE PARTY OF THE PA



COPYRIGHT PROTECTED DOCUMENT

© ISO 2019

All rights reserved. Unless otherwise specified, or required in the context of its implementation, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office CP 401 • Ch. de Blandonnet 8 CH-1214 Vernier, Geneva Phone: +41 22 749 01 11 Fax: +41 22 749 09 47 Email: copyright@iso.org Website: www.iso.org

Published in Switzerland

| Cor | itent | S | Page | | | | |
|-------|------------------------------|---|------|--|--|--|--|
| Fore | word | | iv | | | | |
| Intro | ductio | n | v | | | | |
| _ | | | | | | | |
| 1 | - | e | | | | | |
| 2 | Norn | native references | 1 | | | | |
| 3 | Term | s and definitions | 1 | | | | |
| 4 | Symb | ools and abbreviated terms | 2 | | | | |
| 5 | Media independent interfaces | | | | | | |
| | 5.1 | General | | | | | |
| | 5.2 | RGMII | 2 | | | | |
| | | 5.2.1 General | 2 | | | | |
| | | 5.2.2 RGMII signals | | | | | |
| | | 5.2.3 Electrical signal voltage level | 5 | | | | |
| | | 5.2.4 Electrical signal timing | 6 | | | | |
| | | 5.2.5 Mapping GMII signals into RGMII electrical signals | | | | | |
| 6 | Wake | e-up and synchronized link sleep functionality | 11 | | | | |
| | 6.1 | General | 11 | | | | |
| | 6.2 | Re-up and synchronized link sleep functionality General Power state, algorithms, and service interfaces Neighbour physical entities Synchronized link sleep algorithm Wake-up algorithm Wake I/O block Physical entity power state | | | | | |
| | 6.3 | Neighbour physical entities | 15 | | | | |
| | 6.4 | Synchronized link sleep algorithm | 16 | | | | |
| | 6.5 | Wake-up algorithm | 16 | | | | |
| | 6.6 | Wake I/O block | 17 | | | | |
| | 6.7 | Physical entity power state. | 17 | | | | |
| | | 0.7.1 Thysical chirty power state variables | 1 / | | | | |
| | | 6.7.2 Physical entity power state diagram | 18 | | | | |
| | 6.8 | PHY service interface | 18 | | | | |
| | | 6.8.1 PHY_LinkSleep.request | | | | | |
| | | 6.8.2 PHY_LinkSleep.indication | | | | | |
| | | 6.8.3 PHY_WakeUp_request | | | | | |
| | | 6.8.4 PHY_WakeUp.indication | | | | | |
| | | 6.8.5 PHY_ConfigSleepReject.request | | | | | |
| | | 6.8.6 PHY_SleepStatus.indication | | | | | |
| | | 6.8.7 PHY_LinkSleepRequestEvent.indication | | | | | |
| | | 6.8.8 PHY_LinkSleepRequestAbort.request | | | | | |
| | 6.9 | Neighbour service interface | | | | | |
| | | 6.9.1 NPHY_WakeUpForward.request | | | | | |
| | (10 | 6.9.2 NPHY_WakeUpForward.indication | | | | | |
| | 6.10 | Timing requirements | | | | | |
| | | 6.10.1 Synchronized link sleep algorithm timing requirements | | | | | |
| | 6.11 | 6.10.2 Wake-up algorithm timing requirements Quiescence Current | | | | | |
| D | | · · | | | | | |
| Bibli | ograph | y | 26 | | | | |

Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular the different approval criteria needed for the different types of ISO documents should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see www.iso.org/directives).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights. Details of any patent rights identified during the development of the document will be in the Introduction and/or on the ISO list of patent declarations received (see www.iso.org/patents).

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation on the meaning of ISO specific terms and expressions related to conformity assessment, as well as information about ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT) see the following URL: www.iso.org/iso/foreword.html.

The committee responsible for this document is 150/ TC 22, Road vehicles, Subcommittee SC 31, Data communication.

A list of all parts in the ISO 21111 series can be found on the ISO website.

Any feedback or questions on this document should be directed to the user's national standards body. A complete listing of these bodies can be found at www.iso.org/members.html.

iv

Introduction

In general, the Ethernet physical layer requirements are specified in ISO/IEC/IEEE 8802-3:2017. The ISO 21111- series of standards provides supplemental specifications (e.g, wake-up, I/O functionality), which are required for in-vehicle Ethernet applications. In road vehicles, Ethernet networks are used for different purposes requiring different bit-rates. Currently, this standard series specifies the 1-Gbit/s optical and 100 Mbit/s electrical physical layer.

The documents in the ISO 21111- series contain requirement specifications and test methods related to the in-vehicle Ethernet. This includes requirement specifications for physical layer entity (e.g. connectors, PHY implementations) providers, device (e.g. electronic control units, gateway units) suppliers, and system (e.g. network systems) designers. Additionally, there are test methods specified for conformance testing and for interoperability testing.

The structure of the specifications given in this series of documents complies with the Open Systems Interconnection (OSI) reference model specified in ISO/IEC 7498-1[[1]] and ISO/IEC 10731[[2]].

ISO 21111-9 specifies the data link layer requirements and conformance test plan. The requirements and test plan for devices and systems that include bridge functionality are specified in this document.

ISO 21111-10 specifies the application to network layer requirements and test plan. The requirements and test plan for devices and systems that include functionality related with OSI layers from 3 to 7 are specified in this document.

Figure 1 shows the parts of the ISO 21111 standard series and the document structure.




Figure 1 — In-vehicle Ethernet document reference according to the OSI model

I el SI A Rada de iteliara de la site de la seria del seria de la seria de la seria del seria de la seria del seria de la seria de la seria del seria de la seria del seria de la seria de la seria del seria

Road vehicles — In-vehicle Ethernet —

Part 2:

Common physical entity requirements

1 Scope

This part of ISO 21111 specifies the following items to complement ISO/IEC /IEEE 8802-3:2017.

- Interface between reconciliation sublayer and physical entity including reduced gigabit media independent interface (RGMII).
- Common physical entity wake-up and synchronized link sleep functionalities independent from physical media and transmission bit rate.

The optical and electrical component requirements and test methods for optical and electrical transmission of in-vehicle Ethernet are not in the scope of this document.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 21111-1:2019, Road vehicles In-vehicle Ethernet — Part 1: General information and definitions

ISO/IEC 7498-1:1994, Information technology — Open Systems Interconnection — Basic Reference Model: The Basic Model — Part 1

ISO/IEC/IEEE 8802-3:2017, Information technology — Telecommunications and information exchange between systems — Local and metropolitan area networks — Specific requirements — Part 3: Standard for Ethernet

ISO/IEC~10731:1994, Information~technology -- Open~Systems~Interconnection -- Basic~Reference~Model -- Conventions~for~the~definition~of~OSI~services

JEDEC - JESD8C.01:2006, Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits

JEDEC – JESD8-5A:2006, 2.5 $V \pm 0.2 V$ (Normal Range) and 1.8 V – 2.7 V (Wide Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuits

JEDEC – JESD8-7A:1997, 1.8 $V \pm 0.15~V$ (Normal Range) and 1.2 V - 1.95~V (Wide Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuits

3 Terms and definitions

3.1

double data rate

DDR

data transmission scheme, in which the data is transferred on both the rising and falling edges of the clock signal

4 Symbols and abbreviated terms

DoD delay on destination

DoS delay on source

GMII gigabit media independent interface

I/O input and output

MAC media access control

MDC management data clock

MDIO management data input/output

MII media independent interface

N/A not applicable

PHY physical layer

RGMII reduced gigabit media independent interface

RTBI reduced ten-bit interface

RX receiver

TX transmitter

5 Media independent interfaces

5.1 General

ISO/IEC/IEEE 8802-3:2017 specifies several speed-specific interfaces which are recommended for the communication between the reconciliation sub-layer and the PCS sub-layer. Two of the recommended interfaces are MII, used for10-Mbit/s and 100-Mbit/s capable physical entities, and GMII for 1-Gbit/s capable physical entities.

ISO/IEC/IEEE 8802-3:2017, Clause 22 specifies MII and ISO/IEC/IEEE 8802-3:2017, Clause 35 specifies GMII.

GMII signals, TXD and RXD, as specified in ISO/IEC/IEEE 8802-3:2017, Clause 35 are 8-bits wide. A direct mapping of the TXD or RXD 8-bits wide signals of the GMII interface into eight electrical lines is a drawback for some implementations. A mapping from GMII signals to a reduced set of electrical lines is specified in <u>subclause 5.2</u>.

5.2 RGMII

5.2.1 General

The RGMII architecture (see Figure 2) is composed by the mapping of the GMII interface into a reduced set of signal lines, the reduced set of signal lines, and the de-mapping from the reduced set of signal lines into the GMII interface. In this subclause RGMII signal lines are the reduced set of signal lines in Figure 2.

The RGMII transmitter side adapter shall adapt the GMII signals in the reconciliation sub-layer side to the RGMII signal lines. The RGMII receiver side adapter shall adapt the RGMII signal lines to the GMII signals in the PCS sub-layer side.

<u>Subclause 5.2.2</u> specifies the RGMII signal lines. Each RGMII signal line is able to transmit an electrical signal. <u>Subclause 5.2.3</u> specifies the RGMII electrical signal voltage levels and <u>subclause 5.2.4</u> specifies the RGMII electrical signal timing. <u>Subclause 5.2.5</u> specifies how the GMII signals shall be mapped to the RGMII signal lines and vice versa.

All signals transmitted in an electrical signal line shall be conveyed with positive logic except as specified differently.

An electrical signal line shall be at logic "high" or "1" when it is at a voltage level greater than certain thereshold. This thereshold depends on the RGMII signal line nominal voltage.

An electrical signal line shall be at logic "low" or "0" when it is at a voltage level lower than certain thereshold. This thereshold depends on the RGMII signal line nominal voltage.

JEDEC - JESD8C.01:2006 specifies the theresholds for RGMII signal line nominal voltage equal to 3,3 V.

JEDEC - JESD8-5A:2006 specifies the theresholds for RGMII signal line nominal voltage equal to 2,5 V.

JEDEC - JESD8-7A:1997 specifies the theresholds for RGMII signal line nominal voltage equal to 1,8 V.




Figure 2 — RGMII architecture

5.2.2 RGMII signals

Figure 2 shows the architecture of the RGMII interface.

The RGMII is a full-duplex bidirectional interface and transfers data simultaneously in both directions. The RGMII connects the upper GMII and the lower GMII interfaces by means of adapters, which convert GMII signals to RGMII signals and vice versa.

The signals of each of the interfaces are grouped by the signal flow direction. The signals going in the up to down direction in Figure 2 compose the transmit path, and the signals going in the down to up direction compose the receive path. The transmitter side adapter is the signal source in the RGMII transmit path and the receiver side adapter is the signal source in the RGMII receive path.

Table 1 defines the conversion of the GMII signals to the RGMII signals in the transmit path at the transmit side. The signals in the column "RGMII adapter internal signals" are only available inside the adapter and are used to convert the GMII signals. All GMII electrical signals are only valid during the rising edge of the GTX_CLK signal, whereas the RGMII adapter internal signals are valid during both edges of the A_TXC signal.

RGMII adapter internal signal **GMII** signal **RGMH** signal Remark TXC rising edge TXC falling edge GTX_CLK A_TXC TXC N/A TX CTL TX EN A TXEN N/A A TXEN=TX EN TX_ER N/A A_TXERR A_TXERR=TX_EN xor TX_ER TXD7 N/A A_TD7 TD3 N/A N/A A TD6 TD2 TXD6 N/A TXD5 N/A A_TD5 TD1 N/A A_TD4 TD0 TXD4 N/A N/A TXD3 A_TD3 N/A TD3 N/A TXD2 A_TD2 N/A TD2 N/A TXD1 A TD1 N/A TD1 N/A TXD0 A_TD0 N/A TD0 N/A

Table 1 — Conversion table for adapter at transmit side in transmit path

<u>Table 2</u> defines the conversion of the RGMII signals to GMII signals in the transmit path at the receiver side. The signals in the column "RGMII adapter internal signal" are only available inside the adapter.

| Table 2 — | Conversion | table for | adanter at | t receiver | side in 1 | transmit path |
|-----------|------------|-----------|------------|------------|------------|---------------|
| I abic 2 | CONVERSION | table lui | auabici ai | | siuc III i | ansmit bath |

| RGMII signal | RGMII signal RGMII adapter internal signal | | GMII signal | Remark | |
|--------------|--|------------------|-------------|--------------------------|--|
| | TXC rising edge | TXC falling edge | | | |
| TXC | A_TXC | | GTX_CLK | N/A | |
| TX_CTL | A_TXEN | N/A | TX_EN | TX_EN=A_TXEN | |
| IA_CIL | N/A | A_TXERR | TX_ER | TX_ER=A_TXEN xor A_TXERR | |
| TD3 | A_TD3 | N/A | TXD3 | N/A | |
| | N/A | A_TD7 | TXD7 | N/A | |
| TD2 | A_TD2 | N/A | TXD2 | N/A | |
| | N/A | A_TD6 | TXD6 | N/A | |
| TD1 | A_TD1 | N/A | TXD1 | N/A | |
| | N/A | A_TD5 | TXD5 | N/A | |
| TD0 | A_TD0 | N/A | TXD0 | N/A | |
| | N/A | A_TD4 | TXD4 | N/A | |

<u>Table 3</u> defines the conversion of the GMII signals to RGMII signals in the receive path at the receiver side. The signals in the column "RGMII adapter internal signal" are only available inside the adapter.

Table 3 — Conversion table for adapter at receiver side in receive path

| GMII signal | RGMII adapter internal signal | | RGMII signal | Remark |
|-------------|-------------------------------|------------------|--------------|-------------------------|
| | TXC rising edge | TXC falling edge | 1 | |
| RX_CLK | A_RXC | | RX_CLK | N/A |
| RX_DV | A_RXDV | N/A | TX_CTL | A_RXDV=RX_DV |
| RX_ER | N/A | A_RXERR | | A_RXERR=RX_DV xor RX_ER |
| RXD7 | N/A | A_RD7 | RD3 | N/A |
| RXD6 | N/A | A_RD6 | RD2 | N/A |
| RXD5 | N/A | A_RD5 | RD1 | N/A |
| RXD4 | N/A | A_RD4 | RD0 | N/A |
| RXD3 | A_RD3 | N/A | RD3 | N/A |
| RXD2 | A_RD2 | N/A | RD2 | N/A |
| RXD1 | A_RD1 | N/A | RD1 | N/A |
| RXD0 | A_RD0 | N/A | RD0 | N/A |

<u>Table 4</u> defines the conversion of the RGMII signals to GMII signals in the receive path at the transmitter side. The signals in the column "RGMII adapter internal signal" are only available inside the adapter.

Table 4 — Conversion table for adapter at transmitter side in receive path

| RGMII signal | RGMII adapter internal signal GMII sign | | | Remark |
|--------------|---|--------------|---------|--------------------------|
| | TXC rising edge TXC falling edge | | | |
| RXC | A_ | TXC nail gad | GTX_CLK | N/A |
| RX_CTL | A_RXDV | N/A | RX_DV | RX_DV=A_RXDV |
| KA_CIL | N/A | A_RXERR | RX_ER | RX_ER=A_RXDV xor A_RXERR |
| RD3 | A_RD3 | N/A | RXD3 | N/A |
| | N/A | A_RD7 | RXD7 | N/A |
| RD2 | A_RD2 | N/A | RXD2 | N/A |
| | N/A | A_RD6 | RXD6 | N/A |
| RD1 | A_RD1 | N/A | RXD1 | N/A |
| | N/A | A_RD5 | RXD5 | N/A |
| RD0 | A_RD0 | N/A | RXD0 | N/A |
| | N/A | A_RD4 | RXD4 | N/A |

5.2.3 Electrical signal voltage level

The RGMII electrical signal nominal voltage level of a RGMII signal line shall be at least one of these values: 1.8 V, 2.5 V or 3.3 V

The 100 % value shown in Figure 3 is the RGMII electrical signal nominal voltage level of a RGMII signal line. All electrical signal voltage levels in this document are scaled with the RGMII electrical signal nominal voltage level.