

**SLOVENSKI STANDARD
oSIST prEN 16602-70-61:2021
01-november-2021**

Nadomešča:
SIST EN 16602-70-07:2015
SIST EN 16602-70-08:2015
SIST EN 16602-70-38:2019

Zagotavljanje vesoljskih izdelkov - visoko zanesljivo spajkanje za površinski nosilec, mešano tehnologijo in ročno vgrajene električne priključke

Space product assurance - High-reliability soldering for surface mount, mixed technology and hand-mounted electrical connections

STANDARD PREVIEW

(standards.iteh.ai)

Raumfahrtproduksicherung - Hochzuverlässiges Löten von Oberflächen-Befestigungen und Durchgangslochverbindungen

[oSIST prEN 16602-70-61:2021](#)

<https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-eeb7f1554280/osist-pren-16602-70-61-2021>

Assurance produit spatiale - Assamblage haute fiabilité pour technologies à montage de surface et connexions traversantes

Ta slovenski standard je istoveten z: prEN 16602-70-61

ICS:

25.160.50	Trdo in mehko lotanje	Brazing and soldering
49.140	Vesoljski sistemi in operacije	Space systems and operations

oSIST prEN 16602-70-61:2021

en

iTeh STANDARD PREVIEW (standards.iteh.ai)

[oSIST prEN 16602-70-61:2021](#)

[https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-
eeb7f1554280/osist-pren-16602-70-61-2021](https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-eeb7f1554280/osist-pren-16602-70-61-2021)

EUROPEAN STANDARD
NORME EUROPÉENNE
EUROPÄISCHE NORM

DRAFT
prEN 16602-70-61

October 2021

ICS 25.160.50; 49.140

Will supersede EN 16602-70-07:2014, EN 16602-70-08:2015, EN 16602-70-38:2019

English version

Space product assurance - High-reliability soldering for surface mount, mixed technology and hand-mounted electrical connections

Assurance produit spatiale - Assamblage haute fiabilité pour technologies à montage de surface et connexions traversantes

Raumfahrtproduktsicherung - Hochzuverlässiges Löten von Oberflächen-Befestigungen und Durchgangslochverbindungen

This draft European Standard is submitted to CEN members for enquiry. It has been drawn up by the Technical Committee CEN/CLC/JTC 5.

iTeh STANDARD PREVIEW

If this draft becomes a European Standard, CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

This draft European Standard was established by CEN and CENELEC in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and United Kingdom.

Recipients of this draft are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation. Recipients of this draft are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

Warning : This document is not a European Standard. It is distributed for review and comments. It is subject to change without notice and shall not be referred to as a European Standard.



Table of contents

Table of contents	2
European Foreword.....	13
Introduction.....	14
1 Scope.....	21
2 Normative references.....	22
3 Terms, definitions and abbreviated terms.....	24
3.1 Terms from other standards.....	24
3.2 Terms specific to the present standard	24
3.3 Abbreviated terms.....	29
3.4 Nomenclature	30
4 Principles of reliable soldered connections.....	32
<i>https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-eeb7f1554280/pren-16602-70-61-2021</i>	
5 Preparatory conditions	33
5.1 Facility cleanliness.....	33
5.2 Environmental conditions.....	33
5.3 Lighting requirements	34
5.4 Precautions against static discharges	34
5.4.1 Overview	34
5.4.2 General	35
5.4.3 ESD Protected Area.....	35
5.4.4 Precautions against ESD during manufacturing	36
5.4.5 Protective packaging and ESD protection	37
5.5 Equipment and tools	37
5.5.1 General	37
5.5.2 Brushes.....	38
5.5.3 Cutters and pliers	38
5.5.4 Bending tools	39
5.5.5 Clinching tools.....	39
5.5.6 Insulation strippers	39

5.5.7	Hot air blower.....	41
5.5.8	Soldering tools	41
5.5.9	Baking and curing ovens.....	42
5.5.10	Solder deposition equipment.....	42
5.5.11	Automatic component placement equipment.....	42
5.5.12	Dynamic wave-solder machines.....	43
5.5.13	Selective wave solder equipment.....	43
5.5.14	Reflow process equipment.....	44
5.5.15	Depanelisation tool.....	46
5.5.16	Cleanliness testing equipment	46
5.5.17	Optical microscope.....	46
5.5.18	Automatic Optical Inspection (AOI) equipment	46
5.5.19	X-ray inspection equipment.....	47
6	Material selection	48
6.1	General.....	48
6.2	Solder.....	48
6.2.1	iTeh STANDARD PREVIEW Form	48
6.2.2	Composition (standards.iteh.ai).....	49
6.2.3	Maintenance of paste purity.....	51
6.3	Fluxes..... https://standards.iteh.ai/catalog/standard/vist/8f0917e7-d2a0-477e-a539-0eb7f1554280/prEN-16602-70-61-2021	51
6.3.1	Rosin based fluxes.....	51
6.3.2	Application of flux.....	52
6.3.3	Flux controls for wave-soldering equipment	52
6.4	Solvents.....	53
6.5	Flexible insulation materials.....	53
6.6	Terminals.....	54
6.6.1	Materials	54
6.6.2	Tin, silver, and gold-plated terminals	54
6.7	Wires	55
6.8	Sculptured flex.....	55
6.9	Printed circuits substrates.....	55
6.9.1	Substrates selection.....	55
6.9.2	Gold finish on PCBs footprint	55
6.10	Components	56
6.10.1	General	56
6.10.2	Moisture sensitive components	56
6.11	Adhesives, potting, underfill and conformal coatings.....	57

7 Preparations prior to mounting and soldering	58
7.1 General handling	58
7.2 Storage.....	58
7.2.1 Components.....	58
7.2.2 PCBs.....	58
7.2.3 Materials requiring segregation	58
7.3 Baking conditions of PCBs.....	59
7.4 Baking and storage of moisture sensitive components	59
7.5 Preparation of components, wires, terminals, and solder cups.....	60
7.5.1 Insulation removal.....	60
7.5.2 Surfaces to be soldered	61
7.6 Degoldng and pretinning	62
7.6.1 General	62
7.6.2 Solder baths method for degoldng and pretinning of components terminations and terminals	62
7.6.3 Solder iron method for degoldng and pretinning	63
7.6.4 Pretinning processes.....	64
7.7 Preparation of the soldering tip	65
THE STANDARD PREVIEW (standards.iteh.ai)	
8 Components mounting requirements prior to soldering	66
8.1 General requirements	66
https://standards.iteh.ai/catalog/standards/sist/810917/e7-d2a0-477c-a539-16602-70-61-2021	66
8.2 Mounting of through hole components	66
8.2.1 General	66
8.2.2 Heavy components	66
8.2.3 Metal-case components	67
8.2.4 Glass-encased components.....	67
8.2.5 Stress relief of components with bendable leads.....	67
8.2.6 Stress relief of components with non-bendable leads.....	70
8.2.7 Bending of component leads	70
8.2.8 Lead attachment to PCBs	71
8.2.9 Mounting of swage terminals to PCBs.....	73
8.2.10 Mounting of through hole connectors to PCBs	73
8.2.11 Clinching of components in non-plated through holes	74
8.2.12 Mounting of components to terminals.....	76
8.3 Mounting of surface mount components	77
8.3.1 General	77
8.3.2 Lead forming	78
8.3.3 Mounting components in solder paste.....	78

8.3.4 Leadless components	78
9 Attachment of conductors to terminals, solder cups and cables	80
9.1 General.....	80
9.2 Wire termination	80
9.2.1 Breakouts from cables	80
9.2.2 Insulation clearance	80
9.2.3 Stress relief.....	81
9.3 Turret and straight-pin terminals	81
9.3.1 Side route	81
9.3.2 Bottom route	81
9.4 Bifurcated terminals	82
9.4.1 General.....	82
9.4.2 Bottom route	82
9.4.3 Side route	83
9.4.4 Top route	84
9.4.5 Combination of top and bottom routes.....	85
9.4.6 Combination of side and bottom routes.....	85
9.5 Hook terminals.....	85
9.6 Pierced terminals.....	85
9.7 Solder cups for connector	86
osist prEN 16602-70-61:2021 catalog/standard/vist/80917e7-d2a0-477e-a539 eeb7f1554280/osist-pren-16602-70-61-2021	
9.8 Insulation sleeving	87
9.9 Wire and cable interconnections	88
9.9.1 General.....	88
9.9.2 Preparation of wires	88
9.9.3 Preparation of shielded wires and cables	88
9.9.4 Pre-assembly	89
9.9.5 Soldering of conductors onto terminals except cup terminals	90
9.9.6 Soldering of conductors onto cup terminals.....	90
9.10 Connection of wires to PCBs	91
9.11 Connection of coaxial cables to PCBs	93
10 Assembly to terminals and to PCBs	94
10.1 Overview	94
10.2 General soldering conditions	94
10.3 Soldering of components, terminals, and wires into PCB through holes.....	97
10.3.1 General.....	97
10.3.2 Solder fillets for wires and terminations	98

prEN 16602-70-61:2021 (E)

10.3.3 Solder fillets for component leads in plated through-holes.....	98
10.3.4 Solder fillets for component leads in non-plated through-holes	99
10.3.5 PCB design requirements for wave and selective soldering	100
10.4 Soldering of surface mount components	100
10.4.1 General	100
10.4.2 Rectangular and square end-capped or end-metallized leadless chip	101
10.4.3 Cylindrical and square end-capped components with cylindrical or oval body	102
10.4.4 Bottom terminated chip components	105
10.4.5 L-Shape inwards components	106
10.4.6 Leadless component with plane termination.....	106
10.4.7 Leaded component with plane termination	107
10.4.8 Leadless castellated ceramic chip carrier components.....	108
10.4.9 No lead Quad Flat Pack	109
10.4.10 Flat pack and gull-wing leaded components with round, rectangular, ribbon leads	111
10.4.11 Components with "J" leads.....	112
10.4.12 Components with ribbon terminals without stress relief	113
10.4.13 Stacked modules components with leads protruding vertically from bottom.....	114
10.4.14 Area array devices <small>oSIST prEN 16602-70-61:2021 https://standards.iteh.ai/catalog/standards/sist/810917e7-d2a0-477c-a539</small>	115
10.5 Rework and repair	116
10.5.1 Removal of solder on unpopulated PCB.....	116
10.5.2 Rework , repair and modifications	116
10.6 High-voltage connections.....	117
10.7 Solderless components	118
11 Post soldering process requirements	120
11.1 Cleaning of PCB assemblies	120
11.1.1 General	120
11.1.2 Verification of cleanliness.....	120
11.1.3 Surface Insulation Resistance (SIR) testing	121
11.1.4 Monitoring of cleanliness.....	121
11.1.5 Sodium chloride (NaCl) equivalent ionic contaminants testing	122
11.2 Staking and bonding	122
11.3 Conformal coating, potting and underfill.....	123
12 Final inspection	124
12.1 General.....	124

12.2 Visual acceptance criteria.....	124
12.3 Visual rejection criteria.....	125
12.4 X-ray rejection criteria.....	127
12.5 Warp and twist of populated boards.....	127
12.6 Inspection records	128
13 Verification procedure.....	129
13.1 Verification approval procedure	129
13.1.1 Request for verification	129
13.1.2 Technology sample.....	129
13.1.3 Audit of assembly processing.....	130
13.1.4 Verification programme documentation	130
13.1.5 Verification samples and testing.....	130
13.1.6 Final verification review	131
13.1.7 Approval of assembly line	132
13.1.8 Withdrawal of approval status	132
13.2 Verification programme.....	132
13.2.1 General.....	132
13.2.2 Verification for PTH manual soldering.....	138
13.2.3 Additional verification for wave soldering.....	138
13.2.4 Soldering log osist-prEN-16602-70-61-2021	138
13.3 Special verification testing for ceramic area array components.....	141
13.3.1 General	141
13.3.2 Evaluation of capability samples	143
13.3.3 Electrical verification	143
13.4 Component verification with electrical testing procedure.....	144
13.5 Verification programme with reduced temperature range.....	147
13.6 Verification for solderless process	147
13.7 Conditions for delta verification	149
13.8 Verification by similarity	152
13.8.1 General conditions for similarity	152
13.8.2 Conditions for similarity for PTH components.....	152
13.8.3 Conditions for similarity for SMD	153
13.8.4 Conditions for similarity for solderless components	156
14 Environmental tests conditions	157
14.1 Overview	157
14.2 Visual inspection.....	157

prEN 16602-70-61:2021 (E)

14.3 X-ray inspection	157	
14.4 Cleanliness test	157	
14.5 Warp and twist of PCB	157	
14.6 Electrical continuity measurement	157	
14.7 Electrical continuity for wave soldered multilayers PCB	158	
14.8 Vibration	159	
14.9 Mechanical shock	161	
14.10 Damp heat test	162	
14.11 Temperature cycling test	162	
14.12 Temperature cycling test with reduced temperature range	163	
14.13 Final visual inspection	165	
14.14 Microsection	165	
14.14.1 Microsection facilities	165	
14.14.2 Microsections location	166	
14.14.3 Microsection acceptance and rejection criteria	166	
14.14.4 Microsection acceptance and rejection criteria for ceramic chip capacitors	180	
14.14.5 Verification acceptance and rejection criteria	185	
14.15 Anomalies in PCB and sculptured flex during verification	185	
15 Outsourcing	oSIST prEN 16602-70-61:2021 https://standards.iteh.ai/catalog/standards/sist/81091/e7-d2a0-477c-a539-eeb7f1554280/osist-pren-16602-70-61-2021	187
15.1 General	187	
16 Process identification document (PID)	189	
16.1 General	189	
16.1.1 Overview	189	
16.1.2 Document preparation	189	
16.1.3 Approval	189	
16.1.4 Contact person	189	
16.2 Process identification document update	189	
17 Quality assurance	190	
17.1 General	190	
17.2 Data	190	
17.3 Nonconformance	190	
17.4 Calibration	190	
17.5 Traceability	191	
17.6 Workmanship standards	191	
17.7 Inspection points	191	

17.8 Operators, inspectors and instructors training and certification	191
17.9 Quality records	192
Annex A (normative) Verification programme - DRD	193
A.1 DRD identification	193
A.2 Expected response	193
Annex B (normative) Verification report - DRD	195
B.1 DRD identification	195
B.2 Expected response	195
Annex C (normative) Process Identification Documentation (PID) - DRD	197
C.1 DRD identification	197
C.2 Expected response	197
Annex D (normative) Assembly Summary Table – DRD	200
D.1 DRD identification	200
D.2 Expected response	200
Annex E (normative) Visual workmanship standards for through hole component	202
E.1 Soldered stud terminals	202
E.2 Soldered clinched terminals	203
E.3 Soldered https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-eeb7f1554280/prEN-16602-70-61-2021 terminals	204
E.4 Solder turret terminals	205
E.5 Soldered bifurcated terminals	206
E.6 Soldered hook terminals	207
E.7 Soldered cup terminals	208
E.8 Soldered wire to shielded cable interconnections	209
E.9 Assembly of Dual in Line Package	212
Annex F (informative) Visual and X-ray workmanship standards for SMDs	213
F.1 Workmanship illustrations for standard SMDs	213
F.2 X Ray Workmanship illustrations for solder flow and voids	232
F.3 X Ray Workmanship illustrations for ball grid array devices	233
F.4 Workmanship illustrations for column grid array devices	234
Annex G (informative) Example of an SMT audit report.....	236
Annex H (informative) Solder Alloys melting temperatures and choice.....	245
H.1 Melting temperatures and choice	245
Bibliography.....	246

Figures

Figure 5-1: Profile of correct cutters for trimming leads	39
Figure 5-2: Example of suitable mechanical strippers	40
Figure 8-1: Assembly of TO-39 and CKR06	68
Figure 8-2: TO package with underfill	68
Figure 8-3: Methods for incorporating stress relief with components having bendable leads	69
Figure 8-4: Methods for attaching wire extensions to non-bendable leads	70
Figure 8-5: Minimum lead bend	71
Figure 8-6: Stud leads	72
Figure 8-7: Types of terminal swaging	73
Figure 8-8: Leads with solder termination on both sides	74
Figure 8-9: Clinching with stress relief for component in non-plated hole	75
Figure 8-10: Minimum values of through-hole lapped terminations	76
Figure 8-11: Method of stress relieving components attached to terminals	77
Figure 8-12: Exposed element ITEN STANDARD PREVIEW (standards.iteh.ai)	79
Figure 9-1: Side- and bottom-route connections to turret terminals	82
Figure 9-2: Bottom route connections to bifurcated terminal	83
Figure 9-3: Side-route connection to bifurcated terminal	84
Figure 9-4: Top route connection to bifurcated terminal https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-ecb7ff354280/prEN-16602-70-61-2021	84
Figure 9-5: Connections to hook terminals	85
Figure 9-6: Connections to pierced terminals	86
Figure 9-7: Connections to solder cups (connector type)	87
Figure 9-8: Methods for securing wires	90
Figure 9-9: Connection of stranded wires to PCBs	91
Figure 9-10: Connection of coaxial cables to PCBs	93
Figure 10-1: Maximum tilt for assembled PTH component	95
Figure 10-2: Maximum tilt for assembled SMD component	95
Figure 10-3: Minimum acceptable wetting on component side	99
Figure 10-4: Mounting of rectangular and square end-capped and end-metallized components	101
Figure 10-5: Mounting of cylindrical end-capped components	103
Figure 10-6: Mounting of square end-capped components	104
Figure 10-7: Mounting of bottom terminated chip component	105
Figure 10-8: Mounting of components with “L-shape inwards” leads	106
Figure 10-9: Mounting of leadless component with plane termination	107
Figure 10-10: Mounting of leaded components with plane termination	108

Figure 10-11: Mounting of leadless castellated ceramic chip carrier components	109
Figure 10-12 Mounting of QFN	110
Figure 10-13: Mounting of gull-wing leaded components with round, rectangular, ribbon leads	111
Figure 10-14: Mounting of component with "J" leads	112
Figure 10-15: Mounting of components without stress relief	113
Figure 10-16: Mounting of stacked module components with leads protruding vertically from bottom	114
Figure 10-17: Typical configuration of ceramic grid array component	115
Figure 10-18: High voltage connection	118
Figure 10-19: Solderless assembly configuration	118
Figure 13-1 : Generic soldering verification flow	137
Figure 13-2: Example of soldering log for joints discrepancy log	140
Figure 13-3: Area Array component verification programme flow chart.....	142
Figure 13-4: Component verification with electrical testing procedure	146
Figure 13-5: Verification procedure for solderless technology.....	149
Figure 14-1:Vibration test flow chart	159
iTeh STANDARD PREVIEW	
Figure D-1 : Example of component type preparation and mounting configuration	201
Figure E-1 : Soldered stud terminals standards.iteh.ai	202
Figure E-2 : Soldered clinched terminals	203
Figure E-3 : Soldered peripheral terminals with twin conductors ^{osIST prEN 16602-70-61:2021}	204
Figure E-4 : Soldered turret terminals with single conductors standards.iteh.ai	205
Figure E-5 : Soldered bifurcated terminals.....	206
Figure E-6 : Soldered hook terminals	207
Figure E-7 : Soldered cup terminals	208
Figure E-8 : Hand soldered wire to shielded cable interconnections	209
Figure E-9 : Hand soldered wire to shielded wire interconnections	210
Figure E-10 : Hand soldered wire interconnections - details of defects.....	211
Figure F-1 : Examples of minimum acceptable solder flow through and maximum voids during X-ray	232
Figure F-2 : Angled-transmission X-radiograph showing solder paste shadow due to partial reflow: Reject.....	233
Figure F-3 : Perpendicular transmission X-radiograph showing unacceptable defects	233
Figure F-4 : Perpendicular transmission X-radiograph showing non-wetted footprint.....	234
Figure F-5 : X-radiograph of CGA mounted on PCB showing solder bridge: Reject.....	234
Figure F-6 : X-radiograph of CGA showing solder fillets at base of columns: acceptable....	235

Tables

prEN 16602-70-61:2021 (E)

Table 5-1: Particle sizes classes 8 and 9 according to ISO 14644-1 (2015)	34
Table 5-2: EPA requirements summary	36
Table 6-1: Chemical composition of spacecraft solders	50
Table 6-2: Fluxes.....	52
Table 7-1: Clearances for insulation	61
Table 7-2: Solder baths parameters for degolding and pretinning.....	63
Table 8-1: Dimensions and tolerances for clinching component in non-plated hole	75
Table 9-1: Dimensions for connections of stranded wires to PCBs	92
Table 9-2: Dimensions for connections of coaxial cables to PCBs.....	93
Table 10-1: Dimensional and solder fillet for rectangular and square end capped components	102
Table 10-2: Dimensional and solder fillet for cylindrical end-capped components.....	103
Table 10-3: Dimensional and solder fillet for square end-capped components	104
Table 10-4: Dimensional and solder fillet for bottom terminated chip components.....	105
Table 10-5: Dimensional and solder fillet for “L-shape inwards” components	106
Table 10-6: Dimensional and solder fillet for leadless component with plane termination ...	107
Table 10-7: Dimensional and solder fillet for leaded components with plane termination....	108
Table 10-8: Dimensional and solder fillet for leadless castellated ceramic chip carrier components	109
Table 10-9: Dimensional and solder fillet for QFN components	110
Table 10-10: Dimensional and solder fillet for gull-wing leaded components with round, rectangular, ribbon leads.....	111
Table 10-11: Dimensional and solder fillet for components with “J” leads	112
Table 10-12: Dimensional and solder fillet for components with ribbon terminals without stress relief.....	113
Table 10-13: Dimensional and solder fillet for stacked module components with leads protruding vertically from bottom	114
Table 10-14: Dimensional and solder fillet for area array devices	116
Table 10-15: Placement for solderless components	119
Table 13-1: Conditions invoking verification.....	151
Table 14-1: Modal survey conditions	160
Table 14-2: Minimum severity for sine vibration testing	161
Table 14-3: Minimum severity for random vibration testing for all applications except launchers	161
Table 14-4: Component microsection location and acceptance criteria	168
Table 14-5: Acceptance criteria for internal defects in ceramic chip capacitors after microsectioning	181

European Foreword

This document (prEN 16602-70-61:2021) has been prepared by Technical Committee CEN/CLC/TC 5 "Space", the secretariat of which is held by DIN (Germany).

This document (prEN 16602-70-61:2021) originates from ECSS-Q-ST-70-61C DIR1 + impl DRRs.

This document is currently submitted to the **ENQUIRY**.

This document will supersede EN 16602-70-07, EN 16602-70-08 and EN 16602-70-38.

This document has been developed to cover specifically space systems and will therefore have precedence over any EN covering the same scope but with a wider do-main of applicability (e.g. : aerospace).

iTeh STANDARD PREVIEW (standards.iteh.ai)

[oSIST prEN 16602-70-61:2021](#)
<https://standards.iteh.ai/catalog/standards/sist/8f0917e7-d2a0-477c-a539-eeb7f1554280/osist-pren-16602-70-61-2021>