

## SLOVENSKI STANDARD oSIST prEN IEC 61189-2-808:2023

01-april-2023

#### Preskusne metode za električne materiale, tiskana vezja in druge povezovalne strukture in sestave - 2-808. del: Meritev toplotne upornosti sestava z metodo toplotnega prehajanja

Test methods for electrical materials, printed board and other interconnection structures and assemblies - Part 2-808: Thermal resistance of an assembly by thermal transient method

# (standards.iteh.ai)

#### oSIST prEN IEC 61189-2-808:2023

https://standards.iteh.ai/catalog/standards/sist/3e170a30-961c-4c7e-928ff8ca2b0d57d0/osist-pren-iec-61189-2-808-2023

Ta slovenski standard je istoveten z: prEN IEC 61189-2-808:2023

#### ICS:

31.180 Tiskana vezja (TIV) in tiskane Printed circuits and boards plošče

oSIST prEN IEC 61189-2-808:2023 en

oSIST prEN IEC 61189-2-808:2023

# iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 61189-2-808:2023 https://standards.iteh.ai/catalog/standards/sist/3e170a30-961c-4c7e-928ff8ca2b0d57d0/osist-pren-iec-61189-2-808-2023



## 91/1833/CDV

#### COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER:	
IEC 61189-2-808 ED1	
DATE OF CIRCULATION:	CLOSING DATE FOR VOTING:
2023-02-10	2023-05-05
SUPERSEDES DOCUMENTS:	
91/1767/CD, 91/1830/CC	

IEC TC 91 : ELECTRONICS ASSEMBLY TECHNOLOGY			
SECRETARIAT:	SECRETARY:		
Japan	Mr Masahide Okamoto		
OF INTEREST TO THE FOLLOWING COMMITTEES:	PROPOSED HORIZONTAL STANDARD:		
	Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.		
FUNCTIONS CONCERNED:			
	QUALITY ASSURANCE SAFETY		
SUBMITTED FOR CENELEC PARALLEL VOTING	NOT SUBMITTED FOR CENELEC PARALLEL VOTING		
SUBMITTED FOR CENELEC PARALLEL VOTING	Not SUBMITTED FOR CENELEC PARALLEL VOTING		
(standard	Not submitted for CENELEC parallel voting		

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of

- any relevant patent rights of which they are aware and to provide supporting documentation,
- any relevant "in some countries" clauses to be included should this proposal proceed. Recipients are reminded that the enquiry stage is the final stage for submitting "in some countries" clauses. See AC/22/2007.

#### TITLE:

Test methods for electrical materials, printed board and other interconnection structures and assemblies – Part 2-808: Thermal resistance of an assembly by thermal transient method

PROPOSED STABILITY DATE: 2028

NOTE FROM TC/SC OFFICERS:

**Copyright** © **2022 International Electrotechnical Commission, IEC.** All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

#### CONTENTS Terms and Definitions......5 Test result ......8 Annex B......12 B.1 **B.2** Die attach materials ......12 **B.3** Annex C......15 C.1 C.2 Annex D......17 Figure 3 – Test structure for measuring thermal resistance......7 Figure 5 – Structure of test sample using die attach material ......12 Figure 7 – Test graph for die attach materials ......14 Figure 8 – Test structure for measuring thermal resistance......15 Figure 9 – Test result for thermal resistance of assembly ......15 Figure 10 – Connection of the thermostat unit to the T3Ster® Main System Unit......17 Figure 11 – Calibration diagram recorded by the T3Ster-thermostat......18 Table 1 – Test result for thermal resistance of an assembly ......9 Table 2 – Properties for die attach materials 13 Table 3 – Test result for die attach materials ......14 Table 4 – Test result for thermal resistance of assembly......16

IEC CDV 61189-2-808 © IE	EC 2022
--------------------------	---------

-3-

42	INTER	NATIONAL ELECTRO	TECHNICAL COM	IISSION
43				
44 45	Test meth	ods for electrical mat	terials, printed boa	rd and other
46	interconnec	tion structures and a	ssemblies – Part 2	-808: Thermal
47	resista	nce of an assembly <b>k</b>	by thermal transien	t method
48				
49 50		1 FOR	EWORD	
51 52 53 55 56 57 58 59	all national electrotechnical committees (IEC National Committees). The object of IEC is to promote internation co-operation on all questions concerning standardization in the electrical and electronic fields. To this end ar in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Report Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). The preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt wit may participate in this preparatory work. International, governmental and non-governmental organizations liaisin with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for			
60 61 62	2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an internationa consensus of opinion on the relevant subjects since each technical committee has representation from al interested IEC National Committees.			
63 64 65 66	3) IEC Publications have the form of recommendations for international use and are accepted by IEC Nationa Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.			
67 68 69	4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.			ons. Any divergence between
70 71 72	5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.			
73	6) All users should ensure that they have the latest edition of this publication.			
74 75 76 77	7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications			
78 79	8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.			
80 81	9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.			
82 83	International Standard IEC 61189-2-808 Ed. 1 has been prepared by IEC technical committee TC91: Electronics assembly technology.			EC technical committee
84	The text of this Interr	ational Standard is based	on the following docum	ents:
		FDIS	Report on voting	
		XX/XX/FDIS	XX/XX/RVD	

85

Full information on the voting for the approval of this International Standard can be found in thereport on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

89 The committee has decided that the contents of this document will remain unchanged until the

90 stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to

91 the specific document. At this date, the document will be

#### oSIST prEN IEC 61189-2-808:2023

	IEC CDV 61189-2-808 © IEC 2022	-4-	91/1833/CDV
92	• reconfirmed,		
93	• withdrawn,		
94	• replaced by a revised edition, or		
95	• amended.		
96			
97 98	The National Committees are requeris 2028	ested to note that for	this document the stability date
99 100	THIS TEXT IS INCLUDED FOR THE INFORM AT THE PUBLICATION STAGE.	ATION OF THE NATIONA	L COMMITTEES AND WILL BE DELETED
101			
102			
103			
104			

# iTeh STANDARD PREVIEW (standards.iteh.ai)

DSIST prEN IEC 61189-2-808:20

https://standards.iteh.ai/catalog/standards/sist/3e170a30-961c-4c7e-928ff8ca2b0d57d0/osist-pren-iec-61189-2-808-2023 -5-

IEC CDV 61189-2-808 © IEC 2022

# 105Test methods for electrical materials, printed board and other106interconnection structures and assemblies – Part 2-808: Thermal107resistance of an assembly by thermal transient method

108

#### 109 **1 Scope**

This document describes the thermal transient method to characterize the thermal resistance of an assembly consisting of a heat source (e.g. power device), an attachment material (e.g. solder) and a dielectric layer with electrode. It is suitable to determine the thermal resistance of materials and assembly methods as well as to optimize the thermal flux to a heat sink.

- 114
- Note: This method is not intended to measure and specify the value of the thermal resistance
  of a dielectric material. For that purpose, other standards exist. Examples are given in Annex
  A.

#### 118 2 Normative references

119 JESD51-14 Transient Dual Interface Test Method


#### 120 3 Terms and Definitions

- For the purposes of this document, the terms and definitions given in IEC 60194-2 and the following apply.
- 123 ISO and IEC maintain terminological databases for use in standardization at the following 124 addresses:
- 125 IEC Electropedia: available at http://www.electropedia.org/
- 126 ISO Online browsing platform: available at http://www.iso.org/obp
- 127 **4 Objective** f8ca2b0d57d0/osist-pren-iec-61189-2-808-2023

The increasing power consumption of devices such as LED require a close examination of the heat dissipating path within thermal conductive printed circuit boards. Therefore, effective removal of heat to maintain a safe junction temperature is the key to meet the heat flux by using thermal conductive material for printed circuit boards. Thermal resistance is the crucial factor of heat dissipation dielectric materials in printed circuit board. Therefore, with the aim to reduce the thermal resistance in circuit boards, it is proposed to determine the thermal resistance by measuring the thermal transient characteristics of an assembly.

#### 135 **5 Test specimen**

To test the thermal resistance of an assembly, at first a test specimen shall be built, which consists of a heat source (e.g. power device), an attachment material (e.g. solder) and a dielectric layer with metal electrode. See Figure 1 for the structure. In the next step, the thermal resistance of the assembly can be determined by comparison of the thermal transient characteristics obtained when testing the assembly attached to a thermostat with or without a thermal interface material (TIM). See Figure 3 and Clause 6 for the test description.



-6-

#### IEC CDV 61189-2-808 © IEC 2022

#### 91/1833/CDV

148

1	Power source	
2	Solder	
3	Electrode layer	
4	Dielectric layer	

149

#### Figure 1 – Structure of an assembly

To obtain an adequate thermal resistance a layer of around 200 µm thick solder shall be used for die attach. The power source is a chip type device of the size 3,45 mm x 3,45 mm, powered with 1 W through VCC and GND. The dielectric layer is a 2 cm x 2 cm substrate of 1 mm thickness. Figure 2 shows the example of such a test specimen.

154

155

1 VCC 2 GND iTeh STALS (Stals) (Stals)

#### 156

SIST prEN IEC 61189-2-808:2023

#### 157

https://standards Figure 2 – The fabricated test sample 961c-4c7e-928f-

### 158 6 Test equipment and procedures

159 6-1 Test method and recommended test parameters

160 The thermal transient test equipment is a unique equipment for performing thermal measurements on semiconductor devices like ICs, transistors, diodes etc. The thermal transient 161 test equipment is most suitable for analyzing their thermal behavior, evaluating packages and 162 device mounting, and detecting defects. This equipment is a computer-controlled equipment 163 that can be used along with a PC hosting a special control and evaluation software. This 164 165 equipment as a mandatory part of configuration can apply programmed thermal excitations and 166 record complex thermal responses and provides built-in results evaluation procedures. Results 167 of these post-processing procedures include the pulse thermal resistance diagram, timeconstant spectrum, complex locus of the thermal impedance, differential and integral structure 168 169 or profile function.

#### 170 6-2 Test equipment

The thermal transient measurements can be performed using a commercially available test equipment T3ster®<sup>1</sup> and specifically built test fixtures. Test sample is mounted on the temperature-controlled heat sink. The heat sink is maintained at a temperature of 25°C and controlled by a Keithley temperature controller. Initially, a junction-to-case thermal equilibrium is ensured by applying a drive current (ldrive) for a sufficiently long duration; then the ldrive is switched off and a small sense current (lsense) is applied. When the system shifts to its new thermal equilibrium, the cooling down of the junction is measured.


178 1 T3ster® equipment is the trademark of a product supplied by MICRED (now Mentor Graphics).

179 This information is given for the convenience of users of this document and does not constitute

#### IEC CDV 61189-2-808 © IEC 2022

an endorsement by IEC of the product named. Equivalent products may be used if they can beshown to lead to the same results.

From the transient time curves, the duration of cooling down can be taken for how long the 182 heating current Idrive needs to be applied to load the thermal capacities. The same time must 183 184 be measured applying Isense to resolve the thermal path downstream to the respective capacity. One approach to determine the required measurement time is to modify the thermal interface 185 between the heat sink and the module. The time value at which the curve with the best possible 186 thermal interface and one with bad thermal interface separate is approximately the appropriate 187 188 time duration for Idrive and Isense when the thermal path upstream the varied thermal interface is to be investigated. One can stepwise shorten the heat-up and cool down time afterward and 189 observe at what setting, and at which time, values change in the logarithmic time-derived curve. 190 191 The shortest time for which the deviation of the time curves is still within the signal-to-noise range of the curve with long heating and cooling times is still acceptable. The thermal response 192 at initial '0' cycles and after 'n' cycles was measured. The measurement time of 40s is 193 194 unnecessarily long. For the second test run with test samples B the measurement time was 195 reduced to 5s. In principle, this allowed us to reduce the heating up and cooling down time 196 further to 0.5s, because data later than 300ms are not included for data analysis. The shape of the transient signal does not change when cycle of heating up and cooling down times is 197 shortened. In this experimental, the thermal tape (Thermal conductivity: 6.5 W/mK) with the 198 199 thickness of 500 µm is used. Thermal tape as thermal interface material is used for separating 200 the interface of the test sample through the comparison of thermal transient characteristics 201 depending on with or without thermal interface material.




- Noted: Thermostat is the temperature-controlled system (Annex D). Thermostat has the thermocouples inside system.
- 217 6-3 Test procedure
- 218 The test sequences to test the thermal resistance of an assembly are as follows.
- 219 1) Cleaning the contamination on the thermostat.
- 2) Firstly, attaching the test sample on the thermostat without the thermal interfacematerial.
- 3) Testing the thermal transient characteristics of the test sample by biasing the power.

#### oSIST prEN IEC 61189-2-808:2023

	IEC	C CE	₩ 61189-2-808 © IEC	2022 -8	8-	91/1833/CDV
223						
224						
225						
226			- Di	riving Current (Idr	rive): 1500 mA	
227			- Se	ensor Current (Ise	nse) for Test: 10 mA	
228			- Tc	otal Power: 4.548	W	
229			- TI	M: Thermal pad (	Thickness: 500um)	
230			- Te	emperature Coeff.	: -1.272 mV/°C	
231		4)	Repeat the sequence	1).		
232 233						
234	6) Testing the thermal transient characteristics of the test sample by biasing the power.					
235 236	7) Comparing the thermal transient characteristics of the test sample depending on with or without the thermal interface material.					
237	8) Extracting the thermal resistance value of an assembly with test results.			esults.		
238	7	Те	st result			

From the cumulative structure function of the thermal transient characteristics after converting to the cumulative structure function because it is eased to look for the separation point, the thermal resistance value is extracted by looking for the separated point from the measurement excel sheet instead of the visible graph (see Figure 4 and Table 1). It needs to refer to the standards of JESD-51-14 clause 4 Junction-to-Case Thermal Resistance Measurement (Test Method) for the detailed information.



2The measured thermal resistance of assembly without TIM3The measured thermal resistance of assembly with TIM

-9-

#### IEC CDV 61189-2-808 © IEC 2022

#### 91/1833/CDV

#### 267 Figure 4 – Test result for thermal resistance of an assembly

- 268 Note: Cth is thermal capacitance and K is temperature (Kelvin).
- Note: In order to extract value for thermal resistance of assembly, it should look for the separated value from the measurement results depending on with TIM and without TIM.

#### 271

#### Table 1 – Test result for thermal resistance of an assembly

Total thermal resistance (without TIM), K/W	Total thermal resistance (with TIM), K/W	Thermal resistance of an assembly, K/W	
10.86	9.68	9.2	

#### 272

#### 273 8 Report

- 274 This test method shall include:
- 275276 a) structure of test specimen
- b) thermal tape used as TIM.
- c) the used power sources.
- d) the date of the test.
- e) the room temperature under which the test was conducted.
- f) the test sequences.
- g) the graph of the cumulative structure function
- 283 h) the total thermal resistance of test specimen with or without TIM.
- i) the thermal resistance of an assembly

Noted: The result value of an assembly separated differently from the measurement results depending on the presence or absence of TIM is defined as the thermal resistance of and assembly. It shall refer to JESD-51-14 clause 4 Junction-to-Case Thermal Resistance Measurement (Test Method).

#### 289 9 Bibliographies

- 290 JESD51-14 Transient Dual Interface Test Method
- 291

JESD-51-50: Overview of Methodologies for the Thermal Measurement of Single- and Multi Chip, Single- and Multi-PN-Junction Light-Emitting Diodes (LEDs)

JESD-51-51: Implementation of the Electrical Test Method for the Measurement of the Real
 Thermal Resistance and Impedance of Light-emitting Diodes with Exposed Cooling Surface
 297

- 298 JEDEC Solid State Technology Association (JEDEC Standard)
- 300 JEDEC JESD51-1: INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD -301 ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE):
- 302

299