

SLOVENSKI STANDARD oSIST prEN IEC 62228-6:2022

01-maj-2022

Integrirana vezja - Vrednotenje elektromagnetne združljivosti (EMC) oddajnikovsprejemnikov - 6. del: Oddajniki-sprejemniki PSI5

Integrated circuit - EMC Evaluation of transceivers - Part 6: PSI5 transceivers

iTeh STANDARD

Circuits intégrés - Évaluation de la CEM des émetteurs-récepteurs - Partie 6: Émetteurs-récepteurs PSI5

(standards.iteh.ai)

Ta slovenski standard je istoveten z: prEN IEC 62228-6:2022

oSIST prEN IEC 62228-6:2022

https://standards.iteh.ai/catalog/standards/sist/8b280d30-6ac7-4854-842d-40fce3dbcdc2/osist-pren-iec-62228-6-

<u>ICS:</u>	20	022
31.200	Integrirana vezja, mikroelektronika	Integrated circuits. Microelectronics
33.100.01	Elektromagnetna združljivost na splošno	Electromagnetic compatibility in general

oSIST prEN IEC 62228-6:2022

en

iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 62228-6:2022 https://standards.iteh.ai/catalog/standards/sist/8b280d30-6ac7-4854-842d-40fce3dbcdc2/osist-pren-iec-62228-6-2022



47A/1132/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER:	
IEC 62228-6 ED1	
DATE OF CIRCULATION:	CLOSING DATE FOR VOTING:
2022-03-18	2022-06-10
SUPERSEDES DOCUMENTS:	

47A/1123/CD, 47A/1125A/CC

EC SC 47A : INTEGRATED CIRCUITS					
SECRETARIAT:	SECRETARY:				
Japan	Mr Yoshinori FUKUBA				
OF INTEREST TO THE FOLLOWING COMMITTEES:	PROPOSED HORIZONTAL STANDARD:				
iTeh STA	Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.				
FUNCTIONS CONCERNED:					
	NOT SUBMITTED FOR CENELEC PARALLEL VOTING				
Attention IEC-CENELEC parallel voting					
The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting 842d-40 fce3dbc	<u>C 62228-6:2022</u> og/standards/sist/8b280d30- dc2/osist-pren-iec-62228-6-				
The CENELEC members are invited to vote through the CENELEC online voting system.	22				

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

TITLE:

Integrated circuit – EMC Evaluation of transceivers – Part 6: PSI5 transceivers

PROPOSED STABILITY DATE: 2027

NOTE FROM TC/SC OFFICERS:

The comments for 47A/1123/CD were reviewed in SC 47A WG 9 meeting which was held on 2021-10-01 and 2021-12-01 and all technical issues were resolved and addressed in 47A/1125A/CC, so the project will move forward as CDV.

Copyright © **2022 International Electrotechnical Commission, IEC**. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

oSIST prEN IEC 62228-6:2022

– 2 –

1

CONTENTS

2			
3	FOREW	ORD	5
4	INTROD	UCTION	7
5	1 Sco	pe	8
6		' mative references	
7		ns and definitions	
8		ieral	
9		t and operating conditions	
-	5 165		
10 11	5.1 5.2	Supply and ambient conditions Test operation modes	
12	5.2	Test configuration	
12	5.3.		
14	5.3.	-	
15	5.3.		
16	5.3.		
17	5.4		
18	5.4.	Test signals 1 General TECH STANDARD	17
19	5.4.		
20	5.4.	3 Test signal for Synchronous parallel bus mode	19
21	5.5	Evaluation criteria (standards.iteh.ai)	19
22	5.5.		19
23	5.5.		
24		disturbances <u>oSIST.prEN.IEC.62228-6:2022</u>	20
25 26	5.5.	disturbañce\$54-842d-40fce3dbcdc2/osist-pren-iec-62228-6-	
27	6 Tes	t and measurement2022	21
28	6.1	Emission of RF disturbances	
29	6.1.	1 Test method	21
30	6.1.	1	
31	6.1.		
32	6.2	Immunity to RF disturbances	
33	6.2.		
34	6.2.	- · · - ·	
35	6.2.		
36	6.3	Immunity to impulses	
37	6.3. 6.3.		
38 39	6.3. 6.3.		
39 40	6.4	Electrostatic Discharge (ESD)	
40 41	6.4.		
42	6.4.		
43	6.4.	•	
44		t report	
45		(normative) PSI5 test circuits	
46	A.1	General	
40 47	A.1 A.2	Test circuit for emission and immunity tests on a PSI5 ECU IC	
	, \. <u>~</u>		

IEC CDV 62228-6 © IEC (E)

- 3 -

48	A.3	Test circuit for emission and immunity tests on a PSI5 Satellite IC	34
49	A.4	Test circuit for an unpowered ESD test on a PSI5 IC	35
50	Annex B	(normative) Test circuit boards	37
51	B.1	Test circuit board for emissions and immunity tests	
52	B.2	ESD test	
53		(informative) Examples of test limits for PSI5 transceiver in automotive	
54		lications	
55	C.1	General	
56	C.2	Emission of RF disturbances	
57	C.3	Immunity to RF disturbances	
58 59	C.4 C.5	Immunity to Impulses ESD	
59 60		esd	
61	Dibilogra	,priy	
62	Figure 1	– PSI5 system overview	9
63	Figure 2	- Example PSI5 wiring diagram with a single sensor and equivalent model	
64	Figure 3	- PSI5-A configuration with a single sensor connection with two wires	12
65	Figure 4	 – PSI5-P configuration with two sensor connection 	
66	0	- General test configuration for tests in functional operation modes	
67		- General test configuration for unpowered ESD test of an ECU IC	
68	•	- General test configuration for unpowered ESD test of a Satellite IC	
69	•	 Coupling ports for transceiver emission and immunity tests 	
70	•	 Coupling ports for unpowered ESD tests 	
70	-	0 – Example drawing of the maximum deviation on an I-V characteristic	
72	Figure 1	oSIST prEN IEC 62228-6:2022 1 – Test setup for measurement of RF disturbances https://standards.iteh.ai/catalog/standards/sist/8b280d30-	، ۲
		https://standards.iteh.ai/catalog/standards/sist/8b280d30-	22
73		2 – Test setup for DP4_tests-40fce3dbcdc2/osist-pren-icc-62228-6	
74	•	3 – Test setup for impulse immunity tests	
75	Ŭ	4 – Test setup for direct ESD tests	
76 77		.1 General circuit diagram of the PSI5 test network for emissions and / tests on ECU IC	
78 79	Figure A	2 General circuit diagram of the PSI5 test network for emissions and tests on Satellite IC	35
	-		
80 81		.3 General circuit diagram of the PSI5 ECU IC for testing of direct ESD in ed mode	
82		.1 General circuit diagram of the PSI5 Sensor IC for testing of direct ESD in	
83	•	ed mode	35
84	Figure C	.1 – Example of limits for RF emission – PSI5 with ECU filter	
85	Figure C	.2 – Example of limits for RF emission – Other global pins	
86		.3 –Example of limits for RF immunity for functional status class A _{IC}	
87		–Example of limits for RF immunity for functional status class C _{IC} or D _{IC}	
88	-		
89	Table 1	– PSI5 Physical layer electrical characteristics	10
90		- Overview of required measurements and tests	
91		-Supply and ambient conditions for functional operation	
92		– Sensor sink current specification	

oSIST prEN IEC 62228-6:2022

- 4 -

93 94	Table 5 – Definitions for component values of coupling ports for transceiver emission and immunity tests	15
95	Table 6 – Definitions of coupling ports for unpowered ESD tests	17
96	Table 7 – Communication test signal TX1 for Asynchronous mode (125 kbps)	17
97	Table 8 – Communication test signal TX2 for Asynchronous mode (189 kbps)	18
98	Table 9 – Communication test signal TX3 for Asynchronous Low-power mode	18
99	Table 10 – Communication test signal TX4 for Synchronous parallel bus mode	19
100	Table 11 – Communication test signal TX5 for Synchronous parallel bus mode	19
101 102	Table 12 – Evaluation criteria for standalone and embedded PSI5 transceiver IC in functional operation modes	19
103	Table 13 – Parameters for emission measurements	22
104	Table 14 – Settings of the RF measurement equipment	22
105	Table 15 – Specifications for DPI tests	24
106 107	Table 16 – Required DPI tests for functional status class A _{IC} evaluation of Standard PSI5 transceiver ICs and embedded PSI5 transceiver ICs	25
108 109	Table 17 – Required DPI tests for functional status class C_{IC} or D_{IC} evaluation of Standard PSI5 transceiver ICs and ICs with embedded PSI5 transceiver	25
110	Table 18 – Specifications for impulse immunity tests	27
111	Table 19 - Parameters for impulse immunity test	27
112 113	Table 20 – Required impulse immunity tests for functional status class A _{IC} evaluation of Standard and embedded PSI5 transceiver ICs	28
114 115	Table 21 – Required impulse immunity tests for functional status class C _{IC} or D _{IC} evaluation of Standard PSI5 transceiver ICs and ICs with embedded PSI transceiver	28
116	Table 22 – Specifications for direct ESD tests	30
117	Table B.1 – Parameter ESD testoficultybbard EC.62228-6:2022	37
118 119	Table C.1 – Examplet of limits for impulse immunity for functional status class C _{IC} or 6ac7-4854-842d-40fce3dbcdc2/osist-pren-iec-62228-6- 2022	40

120

121 122 oSIST prEN IEC 62228-6:2022

- 5 -

123					
124		INTERN	ATIONAL ELECTRO	DTECHNICAL COM	MISSION
125					
126					
127		INTEGRATED	CIRCUIT – EMC EV	ALUATION OF TRA	ANSCEIVERS
128					
129			Part 6: PSI5	transceivers	
130					
131					
132			FORE	WORD	
133 134 135 136 137 138 139 140 141	1)	all national electrotechnic co-operation on all quest in addition to other activiti Publicly Available Speci preparation is entrusted to may participate in this pre with the IEC also particip	al committees (IEC National ions concerning standardizat es, IEC publishes Internation fications (PAS) and Guides o technical committees; any I paratory work. International, ate in this preparation. IEC o	Committees). The object of I tion in the electrical and elec al Standards, Technical Spec s (hereafter referred to as EC National Committee inter- governmental and non-gover	or standardization comprising EC is to promote international tronic fields. To this end and ifications, Technical Reports, "IEC Publication(s)"). Their ested in the subject dealt with mmental organizations liaising International Organization for veen the two organizations.
142 143 144	2)		the relevant subjects sinc		as possible, an international has representation from all
145 146 147 148	3)	Committees in that sense	e. While all reasonable effor IEC cannot be held respo	rts are made to ensure that	re accepted by IEC National the technical content of IEC h they are used or for any
149 150 151	4)	transparently to the maxir	num extent possible in their n	ational and regional publicati	te to apply IEC Publications ons. Any divergence between clearly indicated in the latter.
152 153 154	5) IEC itself does not provide any attestation of conformity independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies g/standards/sist/8b280d30-				
155	6)	All users should ensured	lat they have the latest edition	od of this pupication c-6222	28-6-
156 157 158 159 160	7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage o other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.				
161 162	8)		Normative references cited ect application of this publication		he referenced publications is
163 164					
165 166			prepared by subcomm ductor Device. It is an I		circuit, of IEC technical
167	Th	e text of this Internat	onal Standard is based	on the following docum	ents:
			Draft	Report on voting]
			47A/XX/CD	47A/XX/RVD	
168				1	1
169	Fu	Ill information on the	voting for its approval c	an be found in the repo	rt on voting indicated in

170 the above table.

171 The language used for the development of this International Standard is English.

172 This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in

accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available

- 6 -

at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/standardsdev/publications.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- 179 reconfirmed,
- 180 withdrawn,
- 181 replaced by a revised edition, or
- 182 amended.

183

iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 62228-6:2022 https://standards.iteh.ai/catalog/standards/sist/8b280d30-6ac7-4854-842d-40fce3dbcdc2/osist-pren-iec-62228-6-2022 - 7 -

184

INTRODUCTION

The International Electrotechnical Commission (IEC) draws attention to the fact that it is claimed that compliance with this document may involve the use of a patent. IEC takes no position concerning the evidence, validity, and scope of this patent right.

The holder of this patent right has assured IEC that s/he is willing to negotiate licences under reasonable and non-discriminatory terms and conditions with applicants throughout the world. In this respect, the statement of the holder of this patent right is registered with IEC. Information may be obtained from the patent database available at patents.iec.ch/.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights other than those in the patent database. IEC shall not be held responsible for identifying any or all such patent rights.

195

196

iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 62228-6:2022 https://standards.iteh.ai/catalog/standards/sist/8b280d30-6ac7-4854-842d-40fce3dbcdc2/osist-pren-iec-62228-6-2022 - 8 -

INTEGRATED CIRCUITS – EMC EVALUATION OF TRANSCEIVERS

Part 6: PSI5 transceivers

197 198

- 199
- 200
- 201
- 202
- 202
- 203

204 **1 Scope**

This document specifies test and measurement methods for EMC evaluation of Peripheral Sensor Interface 5 (PSI5) transceiver integrated circuits (ICs) under network condition. It defines test configurations, test conditions, test signals, failure criteria, test procedures, test setups and test boards. It is applicable for PSI5 satellite ICs (e.g. sensors) and ICs with embedded PSI5 transceivers (e.g. PSI5 Electronic control unit IC). The document covers

- the emission of RF disturbances,
- the immunity against RF disturbances,
- the immunity against impulses and
- the immunity against electrostatic discharges (ESD).

214 2 Normative references Teh STANDARD

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

 IEC 61967-1, Integrated circuits – Measurement of electromagnetic emissions – Part 1:
 General conditions and definitions IST prEN IEC 62228-6:2022 https://standards.iteh.ai/catalog/standards/sist/8b280d30-

221 IEC 61967-4, Integrated circuits d-Measurement of electromagnetic emissions - Part 4:

- 222 Measurement of conducted emissions 1 $\Omega / 250^{\circ} \Omega$ direct coupling method
- IEC 62132-1, Integrated circuits Measurement of electromagnetic immunity Part 1: General and definitions
- IEC 62132-4, Integrated circuits Measurement of electromagnetic immunity 150 kHz to 1 GHz
 Part 4: Direct RF Power Injection Method
- IEC 62215-3, Integrated circuits Measurement of impulse immunity Part 3: Non-synchronous
 transient injection method
- IEC 62228-1, Integrated circuits EMC evaluation of transceivers Part 1: General conditions and
 definitions
- ISO 7637-2, Road vehicles, electrical disturbances by conduction and coupling Part 2: Electrical
 transients along supply lines only
- ISO 10605, Road vehicles Test methods for electrical disturbances from electrostatic
 discharge

3 Terms and definitions

236 For the purposes of this document, the following terms and definitions apply.

-9-

- ISO and IEC maintain terminological databases for use in standardization at the followingaddresses:
- IEC Electropedia: available at https://www.electropedia.org/
- ISO Online browsing platform: available at https://www.iso.org/obp
- 241 **3.1**
- 242 global pin

carries a signal or power, which enters or leaves the application board without any active component in between

245 **3.2**

246 mandatory components, pl

components needed for proper function and/or technical requirements of IC as specified by the
 IC manufacturer

249 **3.3**

250 PSI5 satellite IC (sensor device)

- 251 PSI5 satellite or sensor transceiver with access to PSI5 signal
- 252 **3.4**

253 IC with embedded PSI5 transceiver (ECU device)

- IC with integrated PSI5 transceiver cell and PSI5 protocol handler with access to PSI5 signal
- 256 257

4 General


- 258 The intention of this document is to evaluate the EMC performance of PSI5 transceiver ICs
- under application in minimal operating conditions (or in a minimal network). PSI5 transceiver
- ICs are in general available in two types as PSI5 satellite IC and as IC with embedded PSI5
 transceiver.

https://standards.iteh.ai/catalog/standards/sist/8b280d30-

PREVIEW

262 PSI5 transceiver system overview is shown in Figuresist-pren-iec-62228-6-

2022



263

Key

- 1 Electronic Control Unit (ECU)
- 2 Microcontroller
- 3 IC with embedded PSI5
- 4 Digital interface
- 5 Two wire current interface (PSI5)

- 6 PSI5 Sensor ICs
- (A) Point-to-Point topology
- (B) Daisy-chain topology
- (C) Bus topology

- 10 -

The sensors are connected to the ECU with two wires, using the same lines for power supply and data transmission. The IC with embedded PSI5 (e.g. transceiver ASIC in the ECU) provides a pre-regulated voltage to the sensors and reads in the transmitted sensor data.

The physical layer of PSI5 for EMC evaluation shall have the following characteristics, as shown in Table 1 [1].

270

 Table 1 – PSI5 Physical layer electrical characteristics

No.	Parameter	Variable	Minimum	Typical	Maximum	Unit
1	Supply Voltage	$V_{ m SSmax}$, $V_{ m CEmax}$	4		16,5	V
2	Reverse polarity protection (standard)	<i>t</i> < 80 ms	-105			mA
3	Reverse polarity protection (extended)	<i>t</i> < 50 ms	-130			mA
4	Internal ECU resistance	R _{E1}	9		10	Ω
5	PSI5 ECU Filter capacitor ^a	CE	9	10	11	nF
6	PSI5 ECU Filter resistor	R _{E2}	2	2,2	2,5	Ω
7	PSI5 ECU Filter capacitor ^a	d Ieh S	9IANI	10ARD	11	nF


Symmetrical values for C_E and C_L are proposed to have a balanced inter on PSIS.

An example of the typical PSI5 network, with a single sensor and the equivalent model, is shown

in Figure 2. Most implementations will have a mandatory PSI5 ECU filter (PSI5 bus filter) used

on the ECU side as shown in Figure 2. Sensor side may also have additional filter components

as per the IC manufacturer specifications.



Key

- 1 PSI5 ECU IC
- 2 PSI5 ECU Filter (PSI5 bus filter)
- 3 Two-wire PSI5 interface
- 4 PSI5 Satellite IC / Sensor

Figure 2 – Example PSI5 wiring diagram with a single sensor and equivalent model

The evaluation of the EMC characteristics of PSI5 transceivers shall be performed in functional operation modes for RF emission, RF immunity and impulse immunity tests and on a single unpowered transceiver IC for electrostatic discharge tests. - 11 -

The approach of these tests is to determine the EMC performance on dedicated global pins of the PSI5 transceiver which are considered as EMC relevant in the application. For a PSI5 satellite IC or for an embedded PSI5 transceiver IC these pins are at least PSI+ (PSI_DATA), PSI- (PSI_GND) and V_{BAT}, if available.

The test methods used for the EMC characterization are based on the international standards for IC EMC tests and are described in Table 2.

286

 Table 2 – Overview of required measurements and tests

Transceiver mode	Required test	Test method	Evaluation	Functional operation mode		
	RF emission	150 Ω direct coupling	Spectrum	Asynchronous		
	RF emission	(IEC 61967-4)		Synchronous		
		DPI		Synchronous ^a		
Functional (powered)	RF immunity	(IEC 62132-4)	Function	Asynchronous Low-power ^b		
	Impulse immunity	Non-synchronous transient	Function	Synchronous ^a		
		injection (IEC 62215-3)		Asynchronous Low-power ^b		
Passive (unpowered)	esd IT	Contact discharge	Damage	Off		
^a If the PSI5 transceiver under te <mark>st does not support Synchro</mark> nous mode, Asynchronous mode shall be used.						
^b The test with asynchronous low-power mode is recommended with the motivation to evaluate the RF and Impluse immunity performance with lower power supply levels on the interface. If the PSI5 transceiver does not support low-power mode, the test can be omitted.						

The 150 Ω direct coupling, DPL and impulse immunity test methods are chosen for the evaluation of the EMC characteristic of transceivers in functional modes. These three test methods are based on the same approach using conductive coupling. Therefore, it is possible to use the same test board for all tests in functional operation mode, which reduces the effort and increases the reproducibility and comparability of test results.

The ESD test is performed on a passive transceiver IC on a separate test board.

It is recommended to perform all measurements and tests with soldered transceivers on special
 test boards to ensure application like conditions and to avoid setup effects due to sockets. Test
 circuits and board design requirements for emission, immunity and ESD tests are described in
 Annex A and Annex B respectively.

Since PSI5 transceivers are mostly implemented with PSI5 ECU filter (PSI5 bus filter), the EMC performance of the PSI5 transceiver is evaluated with a bus filter at the PSI+/PSI- pins. In consequence, the frequency characteristics of these filter elements should be taken into account for the interpretation of the test results. Annex C provides example test limits and levels for PSI5 transceivers in automotive application.

5 Test and operating conditions

303 **5.1 Supply and ambient conditions**

For all tests and measurements under operating conditions the settings are based on systems with 12 V power supply, which is the main application of PSI5 transceivers. If a transceiver is designed or targeted for higher power supply voltages the test conditions and test targets shall be adapted and documented accordingly. The defined supply and ambient conditions for functional operation are given in Table 3.