



SLOVENSKI STANDARD
oSIST prEN IEC 61131-9:2021
01-julij-2021

Programirljivi kontrolniki - 9. del: Enožični digitalni komunikacijski vmesnik za male senzorje in dajalnike

Programmable controllers - Part 9: Single-drop digital communication interface for small sensors and actuators (SDCI)

Speicherprogrammierbare Steuerungen - Teil 9: Schnittstelle für die Kommunikation mit kleinen Sensoren und Aktoren über eine Punkt-zu-Punkt-Verbindung

Automates programmables - Partie 9: Interface de communication numérique point à point pour les petits capteurs et actionneurs (SDCI)

<https://standards.iteh.ai/catalog/standards/sist/a9b68b7f-3694-4b4d-9526-17bc7e18289d/osist-pr-en-iec-61131-9-2021>

Ta slovenski standard je istoveten z: prEN IEC 61131-9:2021

ICS:

25.040.40	Merjenje in krmiljenje industrijskih postopkov	Industrial process measurement and control
35.240.50	Uporabniške rešitve IT v industriji	IT applications in industry

oSIST prEN IEC 61131-9:2021

en,fr,de

iTeh STANDARD PREVIEW
(standards.iteh.ai)

[oSIST prEN IEC 61131-9:2021](https://standards.iteh.ai/catalog/standards/sist/a9b68b7f-3694-4b4d-9526-12be7e18289d/osist-pren-iec-61131-9-2021)

<https://standards.iteh.ai/catalog/standards/sist/a9b68b7f-3694-4b4d-9526-12be7e18289d/osist-pren-iec-61131-9-2021>



65B/1199/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER:

IEC 61131-9 ED2

DATE OF CIRCULATION:

2021-05-07

CLOSING DATE FOR VOTING:

2021-07-30

SUPERSEDES DOCUMENTS:

65B/1196/RR

IEC SC 65B : MEASUREMENT AND CONTROL DEVICES	
SECRETARIAT: United States of America	SECRETARY: Mr Angus Low
OF INTEREST TO THE FOLLOWING COMMITTEES: TC 65, SC 65C	PROPOSED HORIZONTAL STANDARD: <input type="checkbox"/> Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.
FUNCTIONS CONCERNED: <input type="checkbox"/> EMC <input type="checkbox"/> ENVIRONMENT <input type="checkbox"/> QUALITY ASSURANCE <input type="checkbox"/> SAFETY	
<input checked="" type="checkbox"/> SUBMITTED FOR CENELEC PARALLEL VOTING	<input type="checkbox"/> NOT SUBMITTED FOR CENELEC PARALLEL VOTING
<p>Attention IEC-CENELEC parallel voting</p> <p>The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.</p> <p>The CENELEC members are invited to vote through the CENELEC online voting system.</p>	

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

TITLE:

Programmable controllers - Part 9: Single-drop digital communication interface for small sensors and actuators (SDCI)

PROPOSED STABILITY DATE: 2025


NOTE FROM TC/SC OFFICERS:

Title:

Programmable controllers — Part 9: Single-drop digital communication interface for small sensors and actuators (SDCI)

This draft has no official front page. This front page is for internal use only. The official front pages will be added later before circulation of the document to IEC National Committees.

For the sake of estimating the translation effort for this edition 2: The following graph identifies clauses with changes beyond simple corrections (typos, etc.). The corresponding headers in the document are marked in yellow. Recent changes requested by the support organization are marked in yellow too.



CONTENTS

1		
2		
3		
4	FOREWORD.....	21
5	INTRODUCTION.....	23
6	0.1 General.....	23
7	0.2 Patent declaration.....	23
8	1 Scope.....	25
9	2 Normative references	25
10	3 Terms, definitions, symbols, abbreviated terms, and conventions	26
11	3.1 Terms and definitions.....	26
12	3.2 Symbols and abbreviated terms	30
13	3.3 Conventions.....	32
14	3.3.1 General	32
15	3.3.2 Service parameters	32
16	3.3.3 Service procedures.....	32
17	3.3.4 Service attributes.....	33
18	3.3.5 Figures.....	33
19	3.3.6 Transmission octet order	33
20	3.3.7 Behavioral descriptions.....	33
21	4 Overview of SDCI (IO-Link™).....	35
22	4.1 Purpose of technology	35
23	4.2 Positioning within the automation hierarchy.....	35
24	4.3 Wiring, connectors and power.....	36
25	4.4 Communication features of SDCI	36
26	4.5 Role of a Master	38
27	4.6 SDCI configuration.....	39
28	4.7 Mapping to fieldbuses and/or other upper-level systems	39
29	4.8 Standard structure.....	39
30	5 Physical Layer (PL)	40
31	5.1 General.....	40
32	5.1.1 Basics	40
33	5.1.2 Topology	40
34	5.2 Physical layer services	40
35	5.2.1 Overview	40
36	5.2.2 PL services.....	42
37	5.3 Transmitter/Receiver.....	43
38	5.3.1 Description method.....	43
39	5.3.2 Electrical requirements	43
40	5.3.3 Timing requirements	48
41	5.4 Power supply.....	51
42	5.4.1 Power supply options.....	51
43	5.4.2 Port Class B.....	52
44	5.4.3 Power-on requirements.....	53
45	5.5 Medium.....	53
46	5.5.1 Connectors	53

47	5.5.2	Cable.....	54
48	6	Standard Input and Output (SIO)	55
49	7	Data link layer (DL).....	55
50	7.1	General.....	55
51	7.2	Data link layer services	57
52	7.2.1	DL-B services	57
53	7.2.2	DL-A services	66
54	7.3	Data link layer protocol	70
55	7.3.1	Overview	70
56	7.3.2	DL-mode handler	71
57	7.3.3	Message handler	78
58	7.3.4	Process Data handler	85
59	7.3.5	On-request Data handler	88
60	7.3.6	ISDU handler.....	91
61	7.3.7	Command handler	95
62	7.3.8	Event handler	97
63	8	Application layer (AL)	100
64	8.1	General.....	100
65	8.2	Application layer services	101
66	8.2.1	AL services within Master and Device.....	101
67	8.2.2	AL Services	101
68	8.3	Application layer protocol.....	109
69	8.3.1	Overview	109
70	8.3.2	On-request Data transfer.....	109
71	8.3.3	Event processing.....	113
72	8.3.4	Process Data cycles.....	117
73	9	System Management (SM).....	118
74	9.1	General.....	118
75	9.2	System Management of the Master.....	118
76	9.2.1	Overview	118
77	9.2.2	SM Master services	120
78	9.2.3	SM Master protocol.....	125
79	9.3	System Management of the Device	132
80	9.3.1	Overview	132
81	9.3.2	SM Device services	134
82	9.3.3	SM Device protocol	139
83	10	Device	146
84	10.1	Overview	146
85	10.2	Process Data Exchange (PDE)	146
86	10.3	Parameter Manager (PM).....	147
87	10.3.1	General	147
88	10.3.2	Parameter manager state machine	147
89	10.3.3	Dynamic parameter	149
90	10.3.4	Single parameter	149
91	10.3.5	Block Parameter.....	151
92	10.3.6	Concurrent parameterization access.....	153
93	10.3.7	Command handling.....	153
94	10.4	Data Storage (DS)	153

95	10.4.1	General	153
96	10.4.2	Data Storage state machine.....	154
97	10.4.3	DS configuration.....	156
98	10.4.4	DS memory space	156
99	10.4.5	DS Index_List.....	156
100	10.4.6	DS parameter availability.....	156
101	10.4.7	DS without ISDU.....	157
102	10.4.8	DS parameter change indication.....	157
103	10.5	Event Dispatcher (ED)	157
104	10.6	Device features	157
105	10.6.1	General	157
106	10.6.2	Device backward compatibility.....	157
107	10.6.3	Protocol revision compatibility	157
108	10.6.4	Visual SDCI indication	158
109	10.6.5	Parameter access locking.....	158
110	10.6.6	Data Storage locking	158
111	10.6.7	Locking of local parameter entries	158
112	10.6.8	Locking of local user interface	158
113	10.6.9	Offset time.....	158
114	10.6.10	Data Storage concept.....	159
115	10.6.11	Block Parameter.....	159
116	10.7	Device reset options	159
117	10.7.1	Overview	159
118	10.7.2	Device reset	160
119	10.7.3	Application reset.....	160
120	10.7.4	Restore factory settings.....	160
121	10.7.5	Back-to-box	160
122	10.8	Device design rules and constraints.....	161
123	10.8.1	General	161
124	10.8.2	Process Data.....	161
125	10.8.3	Communication loss	161
126	10.8.4	Direct Parameter	161
127	10.8.5	ISDU communication channel.....	161
128	10.8.6	DeviceID rules related to Device variants	162
129	10.8.7	Protocol constants.....	162
130	10.9	IO Device description (IODD).....	162
131	10.10	Device diagnosis.....	163
132	10.10.1	Concepts	163
133	10.10.2	Events	164
134	10.10.3	Visual indicators	164
135	10.11	Device connectivity	165
136	11	Master	165
137	11.1	Overview	165
138	11.1.1	Positioning of Master and Gateway Applications.....	165
139	11.1.2	Structure, applications, and services of a Master.....	166
140	11.1.3	Object view of a Master and its ports	167
141	11.2	Services of the Standardized Master Interface (SMI).....	167
142	11.2.1	Overview	167
143	11.2.2	Structure of SMI service arguments	169

144	11.2.3	Concurrency and prioritization of SMI services	169
145	11.2.4	SMI_MasterIdentification	170
146	11.2.5	SMI_PortConfiguration	171
147	11.2.6	SMI_ReadbackPortConfiguration	172
148	11.2.7	SMI_PortStatus	174
149	11.2.8	SMI_DSToParServ	175
150	11.2.9	SMI_ParServToDS	176
151	11.2.10	SMI_DeviceWrite	177
152	11.2.11	SMI_DeviceRead	178
153	11.2.12	SMI_ParamWriteBatch	180
154	11.2.13	SMI_ParamReadBatch	181
155	11.2.14	SMI_PortPowerOffOn	183
156	11.2.15	SMI_DeviceEvent	184
157	11.2.16	SMI_PortEvent	184
158	11.2.17	SMI_PDIn	185
159	11.2.18	SMI_PDOut	187
160	11.2.19	SMI_PDInOut	188
161	11.2.20	SMI_PDInIQ	189
162	11.2.21	SMI_PDOutIQ	190
163	11.2.22	SMI_PDReadbackOutIQ	191
164	11.3	Configuration Manager (CM)	192
165	11.3.1	Coordination of Master applications	192
166	11.3.2	State machine of the Configuration Manager	195
167	11.4	Data Storage (DS)	199
168	11.4.1	Overview	199
169	11.4.2	DS data object	199
170	11.4.3	Backup and Restore	199
171	11.4.4	DS state machine	199
172	11.4.5	Parameter selection for Data Storage	206
173	11.5	On-request Data exchange (ODE)	206
174	11.6	Diagnosis Unit (DU)	207
175	11.6.1	General	207
176	11.6.2	Device specific Events	207
177	11.6.3	Port specific Events	208
178	11.6.4	Dynamic diagnosis status	208
179	11.6.5	Best practice recommendations	208
180	11.7	PD Exchange (PDE)	209
181	11.7.1	General	209
182	11.7.2	Process Data input mapping	209
183	11.7.3	Process Data output mapping	211
184	11.7.4	Process Data invalid/valid qualifier status	211
185	12	Holistic view on Data Storage	212
186	12.1	User point of view	212
187	12.2	Operations and preconditions	212
188	12.2.1	Purpose and objectives	212
189	12.2.2	Preconditions for the activation of the Data Storage mechanism	213
190	12.2.3	Preconditions for the types of Devices to be replaced	213
191	12.2.4	Preconditions for the parameter sets	213
192	12.3	Commissioning	214

193	12.3.1	On-line commissioning	214
194	12.3.2	Off-site commissioning	214
195	12.4	Backup Levels	214
196	12.4.1	Purpose	214
197	12.4.2	Overview	214
198	12.4.3	Commissioning ("Disable")	215
199	12.4.4	Production ("Backup/Restore")	215
200	12.4.5	Production ("Restore")	216
201	12.5	Use cases	216
202	12.5.1	Device replacement (@ "Backup/Restore")	216
203	12.5.2	Device replacement (@ "Restore")	217
204	12.5.3	Master replacement	217
205	12.5.4	Project replication	217
206	13	Integration	217
207	13.1	Generic Master model for system integration	217
208	13.2	Role of gateway applications	218
209	13.2.1	Clients	218
210	13.2.2	Coordination	218
211	13.3	Security	218
212	13.4	Special gateway applications	219
213	13.4.1	Changing Device configuration including Data Storage	219
214	13.4.2	Parameter server and recipe control	219
215	13.5	Port and Device Configuration Tool (PDCT)	219
216	13.5.1	Strategy	219
217	13.5.2	Accessing Masters via SMI	219
218	13.5.3	Basic layout examples	219
219	Annex A (normative) Codings, timing constraints, and errors		221
220	A.1	General structure and encoding of M-sequences	221
221	A.1.1	Overview	221
222	A.1.2	M-sequence control (MC)	221
223	A.1.3	Checksum / M-sequence type (CKT)	222
224	A.1.4	User data (PD or OD)	222
225	A.1.5	Checksum / status (CKS)	222
226	A.1.6	Calculation of the checksum	223
227	A.2	M-sequence types	224
228	A.2.1	Overview	224
229	A.2.2	M-sequence TYPE_0	224
230	A.2.3	M-sequence TYPE_1_x	225
231	A.2.4	M-sequence TYPE_2_x	226
232	A.2.5	M-sequence type 3	228
233	A.2.6	M-sequence type usage for STARTUP, PREOPERATE and OPERATE modes	228
234			
235	A.3	Timing constraints	230
236	A.3.1	General	230
237	A.3.2	Bit time	230
238	A.3.3	UART frame transmission delay of Master (ports)	230
239	A.3.4	UART frame transmission delay of Devices	230
240	A.3.5	Response time of Devices	230
241	A.3.6	M-sequence time	230

242	A.3.7	Cycle time	231
243	A.3.8	Idle time	231
244	A.3.9	Recovery time	231
245	A.4	Errors and remedies	231
246	A.4.1	UART errors	231
247	A.4.2	Wake-up errors.....	232
248	A.4.3	Transmission errors.....	232
249	A.4.4	Protocol errors.....	232
250	A.5	General structure and encoding of ISDUs	232
251	A.5.1	Overview	232
252	A.5.2	I-Service	232
253	A.5.3	Extended length (ExtLength).....	233
254	A.5.4	Index and Subindex	234
255	A.5.5	Data	234
256	A.5.6	Check ISDU (CHKPDU).....	234
257	A.5.7	ISDU examples.....	235
258	A.6	General structure and encoding of Events.....	237
259	A.6.1	General	237
260	A.6.2	StatusCode type 1 (no details).....	237
261	A.6.3	StatusCode type 2 (with details)	237
262	A.6.4	EventQualifier.....	238
263	A.6.5	EventCode.....	239
264	Annex B (normative)	Parameter and commands	240
265	B.1	Direct Parameter page 1 and 2	240
266	B.1.1	Overview	240
267	B.1.2	MasterCommand.....	241
268	B.1.3	MasterCycleTime and MinCycleTime	242
269	B.1.4	M-sequenceCapability	243
270	B.1.5	RevisionID (RID).....	243
271	B.1.6	ProcessDataIn	244
272	B.1.7	ProcessDataOut	244
273	B.1.8	VendorID (VID).....	245
274	B.1.9	DeviceID (DID)	245
275	B.1.10	FunctionID (FID).....	245
276	B.1.11	SystemCommand	245
277	B.1.12	Device specific Direct Parameter page 2	245
278	B.2	Predefined Device parameters	245
279	B.2.1	Overview	245
280	B.2.2	SystemCommand	248
281	B.2.3	DataStorageIndex.....	249
282	B.2.4	DeviceAccessLocks	251
283	B.2.5	ProfileCharacteristic	252
284	B.2.6	PDInputDescriptor	252
285	B.2.7	PDOutputDescriptor.....	252
286	B.2.8	VendorName	252
287	B.2.9	VendorText.....	252
288	B.2.10	ProductName.....	252
289	B.2.11	ProductID	252
290	B.2.12	ProductText.....	252

291	B.2.13	SerialNumber	252
292	B.2.14	HardwareRevision	253
293	B.2.15	FirmwareRevision	253
294	B.2.16	ApplicationSpecificTag	253
295	B.2.17	FunctionTag	253
296	B.2.18	LocationTag.....	253
297	B.2.19	ErrorCount.....	253
298	B.2.20	DeviceStatus	253
299	B.2.21	DetailedDeviceStatus	254
300	B.2.22	ProcessDataInput	254
301	B.2.23	ProcessDataOutput	255
302	B.2.24	OffsetTime.....	255
303	B.2.25	Profile parameter (reserved).....	255
304	B.2.26	Preferred Index.....	255
305	B.2.27	Extended Index.....	255
306	B.2.28	Profile specific Index (reserved)	256
307	Annex C (normative) ErrorTypes (ISDU errors).....		257
308	C.1	General.....	257
309	C.2	Application related ErrorTypes	257
310	C.2.1	Overview	257
311	C.2.2	Device application error – no details.....	258
312	C.2.3	Index not available.....	258
313	C.2.4	Subindex not available.....	258
314	C.2.5	Service temporarily not available.....	258
315	C.2.6	Service temporarily not available – local control.....	258
316	C.2.7	Service temporarily not available – device control.....	258
317	C.2.8	Access denied	258
318	C.2.9	Parameter value out of range	258
319	C.2.10	Parameter value above limit	258
320	C.2.11	Parameter value below limit.....	258
321	C.2.12	Parameter length overrun	259
322	C.2.13	Parameter length underrun	259
323	C.2.14	Function not available.....	259
324	C.2.15	Function temporarily unavailable	259
325	C.2.16	Invalid parameter set.....	259
326	C.2.17	Inconsistent parameter set	259
327	C.2.18	Application not ready	259
328	C.2.19	Vendor specific.....	259
329	C.3	Derived ErrorTypes.....	259
330	C.3.1	Overview	259
331	C.3.2	Master – Communication error.....	260
332	C.3.3	Master – ISDU timeout	260
333	C.3.4	Device Event – ISDU error.....	260
334	C.3.5	Device Event – ISDU illegal service primitive.....	260
335	C.3.6	Master – ISDU checksum error	260
336	C.3.7	Master – ISDU illegal service primitive.....	260
337	C.3.8	Device Event – ISDU buffer overflow	260
338	C.4	SMI related ErrorTypes	260
339	C.4.1	Overview	260

340	C.4.2	ArgBlock unknown	261
341	C.4.3	Incorrect ArgBlock content type	261
342	C.4.4	Device not communicating	261
343	C.4.5	Service unknown	261
344	C.4.6	Process Data not accessible	261
345	C.4.7	Insufficient memory	261
346	C.4.8	Incorrect Port number	261
347	C.4.9	Incorrect ArgBlock length	261
348	C.4.10	Master busy	261
349	C.4.11	Device/Master error	261
350	Annex D (normative)	EventCodes (diagnosis information)	262
351	D.1	General	262
352	D.2	EventCodes for Devices	262
353	D.3	EventCodes for Ports	264
354	Annex E (normative)	Coding of ArgBlocks	266
355	E.1	General	266
356	E.2	MasterIdent	267
357	E.3	PortConfigList	268
358	E.4	PortStatusList	269
359	E.5	On-request_Data	271
360	E.6	DS_Data	271
361	E.7	DeviceParBatch	271
362	E.8	IndexList	272
363	E.9	PortPowerOffOn	272
364	E.10	PDIn	273
365	E.11	PDOut	273
366	E.12	PDInOut	274
367	E.13	PDInIQ	274
368	E.14	PDOutIQ	275
369	E.15	DeviceEvent	275
370	E.16	PortEvent	275
371	E.17	VoidBlock	276
372	E.18	JobError	276
373	Annex F (normative)	Data types	277
374	F.1	General	277
375	F.2	Basic data types	277
376	F.2.1	General	277
377	F.2.2	BooleanT	277
378	F.2.3	UIntegerT	277
379	F.2.4	IntegerT	278
380	F.2.5	Float32T	279
381	F.2.6	StringT	280
382	F.2.7	OctetStringT	281
383	F.2.8	TimeT	281
384	F.2.9	TimeSpanT	282
385	F.3	Composite data types	283
386	F.3.1	General	283
387	F.3.2	ArrayT	283
388	F.3.3	RecordT	283

389	Annex G (normative) Structure of the Data Storage data object	286
390	Annex H (normative) Master and Device conformity	287
391	H.1 Electromagnetic compatibility requirements (EMC)	287
392	H.1.1 General	287
393	H.1.2 Operating conditions	287
394	H.1.3 Performance criteria	287
395	H.1.4 Required immunity tests	288
396	H.1.5 Required emission tests	288
397	H.1.6 Test configurations for Master	289
398	H.1.7 Test configurations for Devices	290
399	H.2 Test strategies for conformity	291
400	H.2.1 Test of a Device	291
401	H.2.2 Test of a Master	291
402	Annex I (informative) Residual error probabilities	293
403	I.1 Residual error probability of the SDCI data integrity mechanism	293
404	I.2 Derivation of EMC test conditions	293
405	Annex J (informative) Example sequence of an ISDU transmission	295
406	Annex K (informative) Recommended methods for detecting parameter changes	297
407	K.1 CRC signature	297
408	K.2 Revision counter	297
409	Bibliography	298
410		
411	Figure 1 – Example of a confirmed service	33
412	Figure 2 – Memory storage and transmission order for WORD based data types	33
413	Figure 3 – Example of a nested state	34
414	Figure 4 – SDCI compatibility with IEC 61131-2	35
415	Figure 5 – Domain of the SDCI technology within the automation hierarchy	35
416	Figure 6 – Generic Device model for SDCI (Master's view)	36
417	Figure 7 – Relationship between nature of data and transmission types	37
418	Figure 8 – Object transfer at the application layer level (AL)	38
419	Figure 9 – Logical structure of Master and Device	39
420	Figure 10 – Three wire connection system	40
421	Figure 11 – Topology of SDCI	40
422	Figure 12 – Physical layer (Master)	41
423	Figure 13 – Physical layer (Device)	41
424	Figure 14 – Line driver reference schematics	43
425	Figure 15 – Receiver reference schematics	44
426	Figure 16 – Reference schematics for SDCI 3-wire connection system	44
427	Figure 17 – Voltage level definitions	45
428	Figure 18 – Switching thresholds	46
429	Figure 19 – Inrush current and charge (example)	47
430	Figure 20 – Power-on timing for Power 1	48
431	Figure 21 – Format of an SDCI UART frame	48
432	Figure 22 – Eye diagram for the 'H' and 'L' detection	49
433	Figure 23 – Eye diagram for the correct detection of a UART frame	49

ITeH STANDARD PREVIEW
(standards.iteh.ai)

oSIST prEN IEC 61131-9:2021
<https://standards.iteh.ai/catalog/standards/sist/966607f1-3694-464d-9526-11f7af8289d/osist-pr-en-iec-61131-9-2021>

434	Figure 24 – Wake-up request.....	51
435	Figure 25 – Class A and B port definitions	52
436	Figure 26 – Pin layout front view.....	54
437	Figure 27 – Reference schematic for effective line capacitance and loop resistance	55
438	Figure 28 – Structure and services of the data link layer (Master).....	56
439	Figure 29 – Structure and services of the data link layer (Device).....	56
440	Figure 30 – State machines of the data link layer.....	70
441	Figure 31 – Example of an attempt to establish communication	71
442	Figure 32 – Failed attempt to establish communication	72
443	Figure 33 – Retry strategy to establish communication	72
444	Figure 34 – Fallback procedure.....	73
445	Figure 35 – State machine of the Master DL-mode handler.....	74
446	Figure 36 – Submachine 1 to establish communication	74
447	Figure 37 – State machine of the Device DL-mode handler.....	77
448	Figure 38 – SDCI message sequences	79
449	Figure 39 – Overview of M-sequence types.....	79
450	Figure 40 – State machine of the Master message handler	80
451	Figure 41 – Submachine "Response 3" of the message handler.....	81
452	Figure 42 – Submachine "Response 8" of the message handler.....	81
453	Figure 43 – Submachine "Response 15" of the message handler.....	81
454	Figure 44 – State machine of the Device message handler	84
455	Figure 45 – Interleave mode for the segmented transmission of Process Data	86
456	Figure 46 – State machine of the Master Process Data handler.....	86
457	Figure 47 – State machine of the Device Process Data handler	87
458	Figure 48 – State machine of the Master On-request Data handler	89
459	Figure 49 – State machine of the Device On-request Data handler	90
460	Figure 50 – Structure of the ISDU	91
461	Figure 51 – State machine of the Master ISDU handler.....	92
462	Figure 52 – State machine of the Device ISDU handler.....	94
463	Figure 53 – State machine of the Master command handler	95
464	Figure 54 – State machine of the Device command handler	96
465	Figure 55 – State machine of the Master Event handler	98
466	Figure 56 – State machine of the Device Event handler	99
467	Figure 57 – Structure and services of the application layer (Master)	100
468	Figure 58 – Structure and services of the application layer (Device)	101
469	Figure 59 – OD state machine of the Master AL.....	109
470	Figure 60 – OD state machine of the Device AL.....	111
471	Figure 61 – Sequence diagram for the transmission of On-request Data	112
472	Figure 62 – Sequence diagram for On-request Data in case of errors	113
473	Figure 63 – Sequence diagram for On-request Data in case of timeout.....	113
474	Figure 64 – Event state machine of the Master AL.....	114
475	Figure 65 – Event state machine of the Device AL.....	115
476	Figure 66 – Single Event scheduling	116

477	Figure 67 – Sequence diagram for output Process Data.....	117
478	Figure 68 – Sequence diagram for input Process Data.....	118
479	Figure 69 – Structure and services of the Master System Management.....	119
480	Figure 70 – Sequence chart of the use case "port x setup"	120
481	Figure 71 – Main state machine of the Master System Management	126
482	Figure 72 – SM Master submachine CheckCompatibility_1	128
483	Figure 73 – Activity for state "CheckVxy"	129
484	Figure 74 – Activity for state "CheckCompV10"	130
485	Figure 75 – Activity for state "CheckComp"	130
486	Figure 76 – Activity (write parameter) in state "RestartDevice"	131
487	Figure 77 – SM Master submachine checkSerNum_3.....	131
488	Figure 78 – Activity (check SerialNumber) for state CheckSerNum_31.....	132
489	Figure 79 – Structure and services of the System Management (Device)	133
490	Figure 80 – Sequence chart of the use case "INACTIVE – SIO – SDCI – SIO"	134
491	Figure 81 – State machine of the Device System Management	140
492	Figure 82 – Sequence chart of a regular Device startup.....	143
493	Figure 83 – Sequence chart of a Device startup in compatibility mode	144
494	Figure 84 – Sequence chart of a Device startup when compatibility fails	145
495	Figure 85 – Structure and services of a Device	146
496	Figure 86 – The Parameter Manager (PM) state machine	148
497	Figure 87 – Positive and negative parameter checking result	150
498	Figure 88 – Positive Block Parameter download with Data Storage request	151
499	Figure 89 – Negative Block Parameter download	152
500	Figure 90 – The Data Storage (DS) state machine	154
501	Figure 91 – Data Storage request message sequence	156
502	Figure 92 – Cycle timing	158
503	Figure 93 – Event flow in case of successive errors	164
504	Figure 94 – Device LED indicator timing	165
505	Figure 95 – Generic relationship of SDCI and automation technology	166
506	Figure 96 – Structure, applications, and services of a Master	166
507	Figure 97 – Object model of Master and Ports	167
508	Figure 98 – SMI services	168
509	Figure 99 – Coordination of Master applications	193
510	Figure 100 – Sequence diagram of start-up via Configuration Manager.....	195
511	Figure 101 – State machine of the Configuration Manager	196
512	Figure 102 – Activity for state "CheckPortMode_0"	199
513	Figure 103 – Main state machine of the Data Storage mechanism	200
514	Figure 104 – Submachine "UpDownload_2" of the Data Storage mechanism	201
515	Figure 105 – Data Storage submachine "Upload_7"	202
516	Figure 106 – Data Storage upload sequence diagram	202
517	Figure 107 – Data Storage submachine "Download_10"	203
518	Figure 108 – Data Storage download sequence diagram.....	203
519	Figure 109 – State machine of the On-request Data Exchange	206