

SLOVENSKI STANDARD oSIST prEN IEC 60749-34-1:2024

01-februar-2024

Polprevodniški elementi - Mehanske in klimatske preskusne metode - 34-1. del: Preskus močnostnega polprevodniškega modula s cikliranjem električnega napajanja

Semiconductor devices - Mechanical and climatic test methods - Part 34-1: Power cycling test for power semiconductor module

iTeh Standards

Dispositifs à semiconducteurs - Méthodes d'essais mécaniques et climatiques - Partie 34 -1: Essai de cycles en puissance pour modules de puissance à semiconducteurs

Ta slovenski standard je istoveten z: prEN IEC 60749-34-1:2023

ICS:

31.080.01

Polprevodniški elementi

Semiconductor devices in

(naprave) na splošno general

oSIST prEN IEC 60749-34-1:2024

en

oSIST prEN IEC 60749-34-1:2024

iTeh Standards (https://standards.iteh.ai) Document Preview

oSIST prEN IEC 60749-34-1:2024

https://standards.iteh.ai/catalog/standards/sist/8a45ef3c-0971-486a-b808-89433d27739c/osist-prep-iec-60749-34-1-202

PROJECT NUMBER: IEC 60749-34-1 ED1

2023-12-22

DATE OF CIRCULATION:



47/2823/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

CLOSING DATE FOR VOTING:

2024-03-15

	SUPERSEDES DOCUMENTS:		
	47/2759/CD, 47/2784B/CC		
IEC TC 47 : SEMICONDUCTOR DEVICES			
SECRETARIAT:		SECRETARY:	
Korea, Republic of		Mr Cheolung Cha	
OF INTEREST TO THE FOLLOWING COMMITTEES:		PROPOSED HORIZONTAL STANDARD: □	
		Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.	
FUNCTIONS CONCERNED:			
☐ EMC ☐ ENVIRO	DNMENT	Quality assurance Safety	
SUBMITTED FOR CENELEC PARALLEL VO	OTING Len ST	NOT SUBMITTED FOR CENELEC PARALLEL VOTING	
Attention IEC-CENELEC parallel voting	ps://stan	dards.iteh.ai)	
The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.			
The CENELEC members are invited to vote through the CENELEC online voting system. OSIST preniec 60749-34-1:2024			
This document is still under study and su	biest to change. It sh	ould not be used for reference purposes	
·	submit, with their cor	nments, notification of any relevant patent rights of which they	
Recipients of this document are invited to submit, with their comments, notification of any relevant "In Some Countries" clauses to be included should this proposal proceed. Recipients are reminded that the CDV stage is the final stage for submitting ISC clauses. (SEE <u>AC/22/2007</u> OR <u>NEW GUIDANCE DOC</u>).			
TITLE: Semiconductor devices - Mechanical and climatic test methods - Part 34-1: Power cycling test for			
power semiconductor module			
PROPOSED STABILITY DATE: 2029			
THOLOGED STABILITEDATE. 2020			
Note from TC/SC officers:			

Copyright © 2023 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

1

3

2 CONTENTS

4	FOF	REWO	RD	4
5	INT	RODU	CTION	6
6	1	Scop	e	7
7	2	Norm	ative references	7
8	3	Term	s and definitions	7
9	4	Test	apparatus and structure of DUT	9
10	5		edure	
11	5	5.1	General	1
12	5	5.2	Determination of Tvj,min, Tvj,max and Rthjc1	3
13		5.2.1	General1	3
14		5.2.2	Online temperature measurement	3
15		5.2.3	Temperature calculation method 1	4
16	6	Test	conditions 1	4
17	6	3.1	General	
18		5.2	Power cycling test (short-time test)	
19		3.3	Power cycling test (long-time test)	
20	6	6.4	Test conditions and objectives	
21		6.4.1		
22	7	0.4.Z	Lifetime model validation test	5
23	-		re criteria1	
24	8			
25			informative) Estimation of the power cycling capability	
26	-	A.1	Simple Weibull regression method (the "mean of m method")	
27 _{S:/}	/Stan	\.1.1 _s . \.1.2	General	
28 29			lifetime estimation using the "mean of m method"	
30			Estimation of the power cycling capability	
31	-	۸.2	Least square regression method	
32	Bibl	iograp	hy2	
33				
34 35			- Example of the basic structure of a power semiconductor module (schematic (case type module for industrial use)	0
36	Figu	ure 2 -	- A basic test circuit for the power cycling test (for IGBT module) 1	0
37	Figu	ure 3 -	- A basic test circuit for power MOSFET module1	1
38	Figu	ure 4 -	- A basic test circuit for diode module1	1
39	_		- A basic test circuit for Thyristor module1	
40	·		- A basic circuit of 6-in-1 IGBT module1	
41 42	_		- A temperature change profile and on/off cycle of the power cycling test (short-time	

	IEC CDV 60749-34-1 Ed.1 © IEC 2023	- 3 -	47/2823/CDV
43 44	Figure 8 – A temperature change profile and	on/off cycle of the power cycling te	st (long - time)
45	Figure A.1 – Lifetime estimation by the mean	n of <i>m</i> method	19
46	Figure A.2 – Power cycling capability in the	power cycling test (short-time)	20
47	Figure A.3 – Power cycling capability in the	power cycling test (long-time)	20
48	Figure A.4 – Power cycling tests at a minimu	um of 2 <i>∆T</i> conditions	21
49 50	Figure A.5 – Curve fitting by the regression lifetime model		
51 52	Figure A.6 – Normalization of the number of model		
53	Figure A.7 – Fit procedure for the Weibull gr	aph for the normalized cycle numbe	rs 22
54 55	Figure A.8 – Deduction of the lifetime curve rate percentage x		
56			
57	Table 1 – Test conditions		14
58	Table 2 – Failure criteria for long-time and s	hort-time tests	16
59	Table A.1 – The sample size N for power cycles	cling tests	18
60			
61			

62

iTeh Standards (https://standards.iteh.ai) Document Preview

oSIST prEN IEC 60749-34-1:2024

https://standards.itch.ai/cotalog/standards/sist/8a/5sf3c_0071_486a_h808_80433d27730c/osist_pren_icc_60740_34_1_207

IEC CDV 60749-34-1 Ed.1 © IEC 2023 - 4

47/2823/CDV

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES -

Part 34-1: Power cycling test for power semiconductor module

MECHANICAL AND CLIMATIC TEST METHODS -

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 101 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights.
 102 IEC shall not be held responsible for identifying any or all such patent rights.
- International Standard IEC 60749 has been prepared by IEC technical committee TC47.
- The text of this International Standard is based on the following documents:

Draft	Report on voting	
47/XX/FDIS	47/XX/RVD	

- Full information on the voting for its approval can be found in the report on voting indicated in the above table.
- The language used for the development of this International Standard is English.
- This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at

IEC CDV 60749-34-1 Ed.1 © IEC 2023

- 5 -

47/2823/CDV

- 111 <u>www.iec.ch/members_experts/refdocs</u>. The main document types developed by IEC are described in 112 greater detail at http://www.iec.ch/standardsdev/publications.
- The committee has decided that the contents of this document will remain unchanged until the stability
- date indicated on the IEC website under <u>webstore.iec.ch</u> in the data related to the specific document.
- 115 At this date, the document will be
- 116 reconfirmed,
- 117 withdrawn,
- replaced by a revised edition, or
- 119 amended.

120

121

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

iTeh Standards (https://standards.iteh.ai) Document Preview

oSIST prEN IEC 60749-34-1:2024

https://standards.iteh.ai/catalog/standards/sist/8a45ef3c-0971-486a-b808-89433d27739c/osist-pren-iec-60749-34-1-202

IEC CDV 60749-34-1 Ed.1 © IEC 2023

 - 6 -

47/2823/CDV

122 INTRODUCTION

A power semiconductor module is affected by thermal and mechanical stress due to the power dissipation of the internal semiconductor dies and connectors. This occurs when low-voltage operating bias for forward conduction is periodically applied and removed, causing rapid changes in temperature. The power cycling test is intended to simulate the temperature swing in typical power electronics applications, which is different from the stable temperatures reached under the HTOL test (High Temperature Operating Life) (see IEC 60749-23). Exposure to the power cycling test may not induce the same failure mechanisms as exposure to the thermal cycling test, or thermal shock test. The power cycling test is a destructive test that will cause wear-out failure of the DUT if it is driven above the specification of the device.

The power cycling test is applied to general power semiconductor modules such as for example those used for motor control, robots, and renewable energy generation. The power cycling test has two modes: a short-time test (based on a short cycle time) that simulates rapid acceleration and deceleration of the equipment, and a long-time test (based on a long cycle time) that simulates repeated operation and stop of the equipment. The short-time test mainly verifies the effect of the temperature change of Tvj, and causes the deterioration of the joint between the semiconductor die and the wire, and that of the die attach under the semiconductor die. The long-time test verifies the effect of the temperature change of Tc, and causes the deterioration of the joining layer between the metallic base plate and the insulating substrate, and the deterioration of the die attach under the semiconductor die.

The power cycling test is performed in two cases: as a certification test for the products whose power cycling lifetime model has already been confirmed, and as a lifetime model validation test for the products whose lifetime model has not been confirmed. The purpose of the certification test is to verify that the product has a longer life than the specified number of cycles.

Moreover, the purpose of the lifetime model validation test is to statistically estimate the power cycling lifetime model from the test results, and obtain the expected lifetime model of power modules. This is required when customers design the lifetime of their products.

https://standards.iteh.ai)
Document Preview

oSIST prEN IEC 60749-34-1:2024

https://standards.iteh.ai/catalog/standards/sist/8a45ef3c-0971-486a-b808-89433d27739c/osist-pren-iec-60749-34-1-202

IEC CDV 60749-34-1 Ed.1 © IEC 2023 - 7 -

47/2823/CDV

148 149	SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –
150 151	Part 34-1: Power cycling test for power semiconductor module
152 153	
154	1 Scope
155 156 157 158	This part of IEC IEC 60749 describes a test method that is used to determine the capability of power semiconductor modules to withstand thermal and mechanical stress resulting from cycling the power dissipation of the internal semiconductors and the internal connectors. It is based on IEC 60749-34, Power cycling, but is developed specifically for silicon-based power semiconductor module products.
159	This test causes wear-out and is considered destructive.
160	2 Normative references
161 162 163	The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.
164 165	IEC 60191-4, Mechanical standardization of semiconductor devices - Part 4: Coding system and classification into forms of package outlines for semiconductor device packages
166	IEC 60747-2, Semiconductor devices – Part 2: Discrete devices – Rectifier diodes
167	IEC 60747-6, Semiconductor devices – Part 6: Discrete devices – Thyristors
168	IEC 60747-8, Semiconductor devices – Discrete devices – Part 8: Field-effect transistors
169 170	IEC 60747-9, Semiconductor devices – Discrete devices – Part 9: Insulated-gate bipolar transistors (IGBTs)
171 172	IEC 60747-15, Semiconductor devices – Discrete devices – Part 15: Isolated power semiconductor devices
173 _{S:/}	OSIST prEN IEC 60749-34-1:2024 IEC 60749-34, Semiconductor devices – Mechanical and climatic test methods – Part 34: Power cycling
174	3 Terms and definitions
175	For the purposes of this document, the following terms and definitions apply.
176 177	NOTE Further terms and definitions pertaining to semiconductor devices can be found in the IEC 60747 and IEC 60749 series.
178	
179 180	3.1 power semiconductor module
181 182	isolated or non-isolated semiconductor module with two or more semiconductor dies according to the package outline style code "MP" specified in IEC 60191-4
183 184	Note 1 to entry: The predominantly used package body material is plastic (including epoxy) according to IEC 60191-4 and both the frame based and resin based embodiment are possible.

185 **3.2**

186 device under test

187 DUT

	IEC CDV 60749-34-1 Ed.1 © IEC 2023 - 8 -	47/2823/CDV		
188	device to be teste			
189 190 191	3.3 case temperature \mathcal{T}_{c}			
192	case surface temperature directly below the power semiconductor mod	dule under test		
193 194 195	3.4 junction temperature excursion $\Delta \mathcal{T}_{vj}$			
196 197	difference between virtual maximum and minimum junction temperature of the DUT during one power cycle			
198 199 200	3.5 case temperature excursion $\Delta \mathcal{T}_c$			
201	difference between maximum and minimum case temperature during one power cycle			
202 203 204	3.6 minimum virtual junction temperature $T_{\rm vj,min}$			
205	minimum virtual junction temperature of the DUT			
206 207 208	3.7 maximum virtual junction temperature $T_{\rm vj,max}$			
209	maximum virtual junction temperature of the DUT			
210 211 212	3.8 minimum case temperature $T_{c,min}$			
213	minimum case surface temperature directly below the power semicono	luctor module under test		
214 215 216	3.9 dards.iteh.ai/catalog/standards/sist/8a45ef3c-0971-486a-b808-894. maximum case temperature $T_{c,max}$			
217	maximum case surface temperature directly below the power semicono	ductor module under test		
218 219 220	3.10 on-time t _{on}			
221	time interval during which the DUT under test is conducting load curre	nt		
222 223 224	3.11 off-time $t_{\rm off}$			
225	time interval for cooling down			
226 227 228	3.12 cycle period sum of on-time and off-time			

228