



SLOVENSKI STANDARD
oSIST prEN IEC 62276:2024
01-maj-2024

Monokristalne rezine za površinske zvočnovalovne naprave (SAW) - Specifikacije in merilne metode

Single crystal wafers for surface acoustic wave (SAW) device applications - Specifications and measuring methods

Einkristall-Wafer für Oberflächenwellen-(OFW-)Bauelemente - Festlegungen und Messverfahren

Tranches monocristallines pour applications utilisant des dispositifs à ondes acoustiques de surface (OAS) - Spécifications et méthodes de mesure

Ta slovenski standard je istoveten z: prEN IEC 62276:2024

[oSIST prEN IEC 62276:2024](https://standards.sist.net/catalog/standards/sist/7da1ec37-2d37-474b-b78d-c528cc2888ca/osist-pr-en-iec-62276-2024)

<https://standards.sist.net/catalog/standards/sist/7da1ec37-2d37-474b-b78d-c528cc2888ca/osist-pr-en-iec-62276-2024>

ICS:

31.140 Piezoelektrične naprave Piezoelectric devices

oSIST prEN IEC 62276:2024 **en**



49/1454/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER: IEC 62276 ED4	
DATE OF CIRCULATION: 2024-03-22	CLOSING DATE FOR VOTING: 2024-05-17
SUPERSEDES DOCUMENTS: 49/1425/CDV, 49/1448/RVC	

IEC TC 49 : PIEZOELECTRIC, DIELECTRIC AND ELECTROSTATIC DEVICES AND ASSOCIATED MATERIALS FOR FREQUENCY CONTROL, SELECTION AND DETECTION	
SECRETARIAT: Japan	SECRETARY: Mr Masanobu Okazaki
OF INTEREST TO THE FOLLOWING COMMITTEES:	PROPOSED HORIZONTAL STANDARD: <input type="checkbox"/> Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.
FUNCTIONS CONCERNED: <input type="checkbox"/> EMC <input type="checkbox"/> ENVIRONMENT <input checked="" type="checkbox"/> QUALITY ASSURANCE <input type="checkbox"/> SAFETY	
<input checked="" type="checkbox"/> SUBMITTED FOR CENELEC PARALLEL VOTING Attention IEC-CENELEC parallel voting The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting. The CENELEC members are invited to vote through the CENELEC online voting system.	<input type="checkbox"/> NOT SUBMITTED FOR CENELEC PARALLEL VOTING

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

Recipients of this document are invited to submit, with their comments, notification of any relevant "In Some Countries" clauses to be included should this proposal proceed. Recipients are reminded that the CDV stage is the final stage for submitting ISC clauses. (SEE [AC/22/2007](#) OR [NEW GUIDANCE DOC](#)).

TITLE:

Single crystal wafers for surface acoustic wave (SAW) device applications - Specifications and measuring methods

PROPOSED STABILITY DATE: 2027

NOTE FROM TC/SC OFFICERS:

Copyright © 2024 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

CONTENTS

1			
2			
3	1	Scope	5
4	2	Normative references	5
5	3	Terms and definitions	5
6	3.1	Flatness	5
7	3.2	Appearance defects	8
8	3.3	Other terms and definitions	8
9	3.4	Terms and definitions related to LN and LT wafers	9
10	4	Requirements	10
11	4.1	General	10
12	4.2	Diameters and tolerances	10
13	4.3	Thickness and tolerance	10
14	4.4	Orientation flat	11
15	4.5	Secondary flat	11
16	4.6	Front (propagation) surface roughness	11
17	4.7	Back surface roughness	11
18	4.8	Warp	11
19	4.9	TV5, TTV	11
20	4.10	LTV, PLTV	12
21	4.11	Front surface defects	12
22	4.12	Tolerance of surface orientation	13
23	4.13	Inclusions	13
24	4.14	Position of seed in synthetic quartz wafer	13
25	4.15	Electrical twins in synthetic quartz wafer	13
26	4.16	Bevel	13
27	4.17	Bulk resistivity (conductivity) for reduced LN and reduced LT	13
28	4.18	Transmittance	13
29	4.19	Lightness	13
30	4.20	Colour difference	13
31	5	Sampling plan	13
32	5.1	General	13
33	5.2	Sampling	13
34	6	Test methods	14
35	6.1	Diameter	14
36	6.2	Thickness	14
37	6.3	Existence and position of OF and SF	14
38	6.4	Dimensions of OF and SF	14
39	6.5	Orientation of OF and SF	14
40	6.6	TV5	14
41	6.7	Warp	15
42	6.8	TTV, LTV and PLTV	15
43	6.9	Front surface defects	15
44	6.10	Inclusions	15
45	6.11	Position of seed in synthetic quartz wafer	15
46	6.12	Electrical twins in synthetic quartz wafer	15
47	6.13	Bevel	15

48	6.14	Front surface and back surface roughness	15
49	6.15	Orientation	15
50	6.16	Bulk resistivity	15
51	6.17	Transmittance	15
52	6.18	Lightness	15
53	6.19	Colour difference	15
54	7	Identification, labelling, packaging, delivery condition	15
55	7.1	Packaging	15
56	7.2	Labelling and identification	16
57	7.3	Delivery condition	16
58	8	Measurements of orientation by X-ray	16
59	8.1	Measurement principle	16
60	8.2	Measurement method	16
61	8.3	Measuring surface orientation	17
62	8.4	Measuring OF flat orientation	17
63	8.5	Typical wafer orientations and reference planes	17
64	9	Measurement of bulk resistivity	17
65	9.1	Resistance measurement	17
66	9.2	Electrode	18
67	9.3	Bulk resistivity	19
68	10	Visual inspections – Front surface defects and inclusions inspection method	19
69	11	Measurement of thickness and thickness variation	20
70	11.1	Measurement principle	20
71	11.1.1	Contact measurement	20
72	11.1.2	Contactless measurement	20
73	11.2	Sample	20
74	11.3	Measurement method	20
75	11.3.1	Contact measurement	20
76	11.3.2	Contactless measurement	20
77	12	Measurement of transmittance	21
78	12.1	Measurement principle	21
79	12.2	Sample	21
80	12.3	Measurement method	21
81	13	Measurement of lightness and colour difference	21
82	13.1	Measurement principle	21
83	13.2	Sample	21
84	13.3	Measurement method	22
85	Annex A (normative)	Expression using Euler angle description for piezoelectric single	
86		crystals	24
87	Annex B (informative)	Manufacturing process for SAW wafers	27
88	B.1	Crystal growth methods	27
89	B.1.1	Czochralski growth method	27
90	B.1.2	Vertical Bridgman method	29
91	B.1.3	Hydrothermal temperature gradient method	30
92	B.2	Standard mechanical wafer manufacturing	30
93	B.2.1	Process flow-chart	30
94	B.2.2	Cutting both ends and cylindrical grinding	31
95	B.2.3	Marking orientation	31

96	B.2.4	Slicing	31
97	B.2.5	Double-sided lapping	32
98	B.2.6	Bevelling (edge rounding)	32
99	B.2.7	Polishing	32
100	Annex C (informative)	Measurement principle of lightness and colour difference	33
101	Bibliography		34
102			
103	Figure 1	– Wafer sketch and measurement points	6
104	Figure 2	– Schematic diagram of a TTV	6
105	Figure 3	– Schematic diagram of a warp	6
106	Figure 4	– Schematic diagram of a sori	7
107	Figure 5	– Example of the distribution of sites for measurement of the LTV	7
108	Figure 6	– LTV defined within each site on the wafer surface	7
109	Figure 7	– Measurement method by X-ray	16
110	Figure 8	– Relationship between cut angle and lattice planes	17
111	Figure 9	– Measuring circuit	18
112	Figure 10	– Resistance measuring equipment	18
113	Figure 11	– Shape of electrode	19
114	Figure 12	– Measurement points for lightness and colour difference determination	22
115	Figure A.1	– Definition of Euler angles to rotate coordinate system (X, Y, Z) onto (x_1 ,	
116		x_2 , x_3)	24
117	Figure A.2	– SAW wafer coordinate system	25
118	Figure A.3	– Relationship between the crystal axes, Euler angles, and SAW orientation	
119		for some wafer orientations	26
120	Figure B.1	– Czochralski crystal growth method	27
121	Figure B.2	– Example of non-uniformity in crystals grown from different starting melt	
122		compositions	29
123	Figure B.3	– Schematic of a Vertical Bridgman furnace and example of temperature	
124		distribution	30
125	Figure B.4	– Process flow-chart	31
126	Figure C.1	– Sketch for CIE LAB colour space	33
127			
128	Table 1	– Roughness, warp, TV5 and TTV specification limits	11
129	Table 2	– LTV and PLTV specification for LN and LT	12
130	Table 3	– Sampling plan	13
131	Table 4	– Crystal planes to determine surface and OF orientations	17
132	Table 5	– Electrode size	18
133	Table A.1	– Selected SAW substrate orientations and corresponding Euler angles	25
134			
135			

SINGLE CRYSTAL WAFERS FOR SURFACE ACOUSTIC WAVE (SAW) DEVICE APPLICATIONS – SPECIFICATIONS AND MEASURING METHODS

136
137
138
139
140

141 1 Scope

142 This document applies to the manufacture of synthetic quartz, lithium niobate (LN), lithium
143 tantalate (LT), lithium tetraborate (LBO), and lanthanum gallium silicate (LGS) single crystal
144 wafers intended for use as substrates in the manufacture of surface acoustic wave (SAW) filters
145 and resonators.

146 2 Normative references

147 The following documents are referred to in the text in such a way that some or all of their content
148 constitutes requirements of this document. For dated references, only the edition cited applies.
149 For undated references, the latest edition of the referenced document (including any
150 amendments) applies.

151 IEC 60758:2016, *Synthetic quartz crystal – Specifications and guidelines for use*

152 ISO 2859-1, *Sampling procedures for inspection by attributes – Part 1: Sampling schemes
153 indexed by acceptance quality limit (AQL) for lot-by-lot inspection*

154 3 Terms and definitions

155 For the purposes of this document, the following terms and definitions apply.

156 ISO and IEC maintain terminology databases for use in standardization at the following
157 addresses:

- 158 • IEC Electropedia: available at <https://www.electropedia.org/>
- 159 • ISO Online browsing platform: available at <https://www.iso.org/obp>

160 3.1 Flatness

161 3.1.1 162 fixed quality area 163 FQA

164 central area of a wafer surface, defined by a nominal edge exclusion, X , over which the specified
165 values of a parameter apply

166 Note 1 to entry: The boundary of the FQA is at all points (e.g. along wafer flats) the distance X away from the
167 perimeter of the wafer of nominal dimensions as shown in Figure 1.

168 3.1.2 169 reference plane

170 plane used as a reference for flatness measurements

171 Note 1 to entry: The reference plane can be one of the following types:

- 172 a) for measurements in which the wafer is clamped, the reference plane is the flat chuck surface that is identical
173 with the back surface of the wafer;
- 174 b) for measurements in which the wafer is not clamped, the reference plane is defined by the surface height at three
175 points on the front surface of the wafer within the FQA;
- 176 c) for measurements in which the wafer is not clamped, the reference plane is defined by the least-squares fit to
177 the front surface of the wafer using the surface height at all measured points within the FQA.

178 3.1.3 179 site


180 square area on the front surface of the wafer with one side parallel to the OF

181 Note 1 to entry: Flatness parameters are assessed either globally for the FQA, or for each site individually.

182 **3.1.4**
183 **thickness variation for five points**
184 **TV5**

185 difference between the maximum thickness and the minimum thickness at the centre and four
186 peripheral points of the wafer as shown in Figure 1

187 Dimensions in millimetres




188

189 **Figure 1 – Wafer sketch and measurement points**

190 **3.1.5**
191 **total thickness variation**
192 **TTV**

193 difference between the maximum thickness d_1 and the minimum thickness d_2 of a wafer as
194 shown in Figure 2



195


196

Figure 2 – Schematic diagram of a TTV

197 Note 1 to entry: Measurement of TTV is performed on a clamped wafer with the reference plane as defined in
198 3.1.2 a).

199 **3.1.6**
200 **warp**

201 maximum distance between the highest point and the lowest point on the front surface of an
202 unclamped wafer from the reference plane, where the three-point reference plane is used



203


204

Figure 3 – Schematic diagram of a warp

205 Note 1 to entry: The warp describes the deformation of a wafer that is not clamped, as shown in Figure 3.

206 Note 2 to entry: The reference plane is defined by the surface height at three points on the front surface of the
207 wafer as described in 3.1.2 b).

208 **3.1.7**
 209 **sori**
 210 maximum distance between the highest point and the lowest point on the front surface of an
 211 unclamped wafer from the reference plane, where the least-squares fit reference plane is used



212

IEC


213 **Figure 4 – Schematic diagram of a sori**

214 Note 1 to entry: The sori describes the deformation of a wafer that is not clamped, as shown in Figure 4.

215 Note 2 to entry: The reference plane is defined by the least-squares fit to the front surface of the wafer as described
 216 in 3.1.2 c).

217 **3.1.8**
 218 **local thickness variation**
 219 **LTV**

220 difference between the maximum value and the minimum value of a wafer thickness at each
 221 site of the wafer surface




222

IEC

223 Note 1 to entry: All sites existing within the fixed quality area (FQA) on the wafer surface possess their own LTV
 224 value.

225 **Figure 5 – Example of the distribution of sites for measurement of the LTV**



226

IEC

227 **Figure 6 – LTV defined within each site on the wafer surface**

228 Note 2 to entry: Measurement is performed on a clamped wafer with the reference plane as defined in 3.1.2 a). An
 229 example of the distribution of sites for measurement of the LTV is shown in Figure 5. The LTV is defined within each
 230 site, as illustrated in Figure 6.

- 231 **3.1.9**
 232 **percent local thickness variation**
 233 **PLTV**
 234 percentage of sites whose local thickness variation values fall within the specified value
- 235 Note 1 to entry: As with the LTV, measurement is performed on a clamped wafer with the reference plane defined
 236 in 3.1.2 a).
- 237 **3.1.10**
 238 **focal plane deviation**
 239 **FPD**
 240 maximum distance between a point on the wafer surface within the fixed quality area and the
 241 three-point reference plane
- 242 Note 1 to entry: The three-point reference plane is defined in 3.1.2 b).
- 243 Note 2 to entry: If the point on the wafer surface is above the three-point reference plane, the FPD is positive. If
 244 that point is below the three-point reference plane, the FPD is negative.
- 245 **3.2 Appearance defects**
- 246 **3.2.1**
 247 **contamination**
 248 foreign matter on a surface of wafer which cannot be removed after cleaning
- 249 **3.2.2**
 250 **crack**
 251 fracture that extends to the surface of the wafer and that can or cannot penetrate the entire
 252 thickness
- 253 **3.2.3**
 254 **scratch**
 255 shallow groove or cut below the established plane of the surface, with a length to width ratio
 256 greater than 5:1
- 257 **3.2.4**
 258 **chip**
 259 region where material has been removed from the surface or edge of the wafer
- 260 Note 1 to entry: The size of a chip can be expressed by its maximum radial depth and peripheral chord length.
- 261 **3.2.5**
 262 **dimple**
 263 smooth surface depression larger than 3 mm diameter
- 264 **3.2.6**
 265 **pit**
 266 non-removable surface anomaly
- 267 **EXAMPLE** A hollow, typically resulting from a bulk defect or faulty manufacturing process.
- 268 **3.2.7**
 269 **orange peel**
 270 **pear skin**
 271 large-featured, roughened surface visible to the unaided eye under diffuse illumination
- 272 **3.3 Other terms and definitions**
- 273 **3.3.1**
 274 **manufacturing lot**
 275 lot established by agreement between the customer and the supplier
- 276 **3.3.2**
 277 **orientation flat**
 278 **OF**
 279 flat portion of a wafer perimeter indicating the crystal orientation
- 280 Note 1 to entry: Generally, the OF corresponds to the SAW propagation direction (see Figure 1).

281 **3.3.3**282 **secondary flat**283 **SF**

284 flat portion of a wafer perimeter shorter than the orientation flat

285 Note 1 to entry: When present, the SF indicates wafer polarity and can serve to distinguish different wafer cuts (see
286 Figure 1).287 **3.3.4**288 **back surface roughness**

289 roughness that scatters and suppresses spurious bulk waves at the back surface of a wafer

290 **3.3.5**291 **surface orientation**

292 crystallographic orientation of the axis perpendicular to the polished surface of the wafer

293 **3.3.6**294 **description of orientation and SAW propagation**295 indication of the surface orientation and the SAW propagation direction, separated by the
296 symbol "-"

297 Note 1 to entry: Specification of a 0° orientation is normally omitted.

298 Note 2 to entry: Description of wafer orientation rule is shown in Annex A.

299 **3.3.7**300 **tolerance of surface orientation**301 maximum permissible angular deviation of the surface orientation measured by X-ray diffraction
302 from the specified surface orientation303 **3.3.8**304 **bevel**

305 slope of the perimeter edge of a wafer

306 Note 1 to entry: The process of forming a slope is called "beveling".

307 Note 2 to entry: Machining of the perimeter edge of a wafer can be performed through beveling or edge rounding.
308 Whereas beveling produces a flat slope, edge rounding (as the term implies) produces a rounded edge.309 Note 3 to entry: Both beveling and edge rounding, and their tolerances, are subject to agreement between the user
310 and the supplier.311 **3.3.9**312 **diameter of wafer**

313 diameter of circular portion of wafer excluding the OF and SF regions

314 **3.3.10**315 **wafer thickness**

316 thickness measured at the centre of the wafer

317 **3.3.11**318 **inclusion**319 foreign material (solid, liquid or vapor) within a piezoelectric crystal, detectable by examination
320 of scattered light321 **3.3.12**322 **electrical twins in synthetic quartz wafer**323 synthetic quartz wafer in which regions with the common Z-axis exist showing a polarity reversal
324 of the electrical X-axis325 Note 1 to entry: Electrical twins may result from extreme conditions (temperature and pressure, for example) during
326 processing.327 **3.4 Terms and definitions related to LN and LT wafers**328 **3.4.1**329 **colour difference**

$$\Delta E_{ab}^*$$

330 difference in colour at different parts of the object surface