



SLOVENSKI STANDARD
oSIST prEN IEC 61189-2-720:2023
01-april-2023

Preskusne metode za električne materiale, tiskana vezja in druge povezovalne strukture in sestave - 2-720. del: Odkrivanje napak v povezovalnih strukturah z merjenjem kapacitivnosti

Test methods for electrical materials, printed board and other interconnection structures and assemblies - Part 2-720: Detection of defects in interconnection structures by measurement of capacitance

STANDARD PREVIEW
(standards.iteh.ai)

<https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdabb58e2/osist-pren-iec-61189-2-720-2023>

Ta slovenski standard je istoveten z: prEN IEC 61189-2-720:2023

ICS:

31.180 Tiskana vezja (TIV) in tiskane Printed circuits and boards plošče

oSIST prEN IEC 61189-2-720:2023 en



COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER: IEC 61189-2-720 ED1	
DATE OF CIRCULATION: 2023-02-10	CLOSING DATE FOR VOTING: 2023-05-05
SUPERSEDES DOCUMENTS: 91/1786/CD, 91/1829/CC	

IEC TC 91 : ELECTRONICS ASSEMBLY TECHNOLOGY	
SECRETARIAT: Japan	SECRETARY: Mr Masahide Okamoto
OF INTEREST TO THE FOLLOWING COMMITTEES:	PROPOSED HORIZONTAL STANDARD: <input type="checkbox"/> Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.
FUNCTIONS CONCERNED: <input type="checkbox"/> EMC <input type="checkbox"/> ENVIRONMENT <input type="checkbox"/> QUALITY ASSURANCE <input type="checkbox"/> SAFETY	
<input checked="" type="checkbox"/> SUBMITTED FOR CENELEC PARALLEL VOTING	<input type="checkbox"/> NOT SUBMITTED FOR CENELEC PARALLEL VOTING
<p>Attention IEC-CENELEC parallel voting</p> <p>The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.</p> <p>The CENELEC members are invited to vote through the CENELEC online voting system.</p>	

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of

- any relevant patent rights of which they are aware and to provide supporting documentation,
- any relevant "in some countries" clauses to be included should this proposal proceed. Recipients are reminded that the enquiry stage is the final stage for submitting "in some countries" clauses. See AC/22/2007.

TITLE:

Test methods for electrical materials, printed board and other interconnection structures and assemblies – Part 2-720: Detection of defects in interconnection structures by measurement of capacitance

PROPOSED STABILITY DATE: 2028

NOTE FROM TC/SC OFFICERS:

Copyright © 2022 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

CONTENTS

1		
2		
3	FOREWORD.....	3
4	1 Scope.....	5
5	2 Normative references.....	5
6	3 Terms and Definitions.....	5
7	4 Objective.....	5
8	5 Test specimen.....	6
9	6 Test method.....	6
10	7. Test procedures.....	7
11	8. Report.....	7
12	Annex A.....	9
13	A.1 Test schematic.....	9
14	A.2 Test result.....	9
15		
16	Figure 1 – The capacitance difference depending on the defect of mouse bite.....	5
17	Figure 2– Test specimen.....	6
18	Figure 3 – Schematic of the capacitance test method.....	6
19	Figure 4 – Test schematic.....	9
20		
21	Table 1 – Test result for the test specimen.....	10

oSIST prEN IEC 61189-2-720:2023

<https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdabb58e2/osist-pren-iec-61189-2-720-2023>

24 INTERNATIONAL ELECTROTECHNICAL COMMISSION

25

26

27 **Test methods for electrical materials, printed board and other**
28 **interconnection structures and assemblies – Part 2-720: Detection of**
29 **defects in interconnection structures by measurement of capacitance**
30

31

32

FOREWORD

33 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising
34 all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international
35 co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and
36 in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports,
37 Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their
38 preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with
39 may participate in this preparatory work. International, governmental and non-governmental organizations liaising
40 with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for
41 Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.

42 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
43 consensus of opinion on the relevant subjects since each technical committee has representation from all
44 interested IEC National Committees.

45 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National
46 Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC
47 Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any
48 misinterpretation by any end user.

49 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications
50 transparently to the maximum extent possible in their national and regional publications. Any divergence between
51 any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.

52 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity
53 assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any
54 services carried out by independent certification bodies.

55 6) All users should ensure that they have the latest edition of this publication.

56 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and
57 members of its technical committees and IEC National Committees for any personal injury, property damage or
58 other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and
59 expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.

60 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is
61 indispensable for the correct application of this publication.

62 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent
63 rights. IEC shall not be held responsible for identifying any or all such patent rights.

64 International Standard IEC 61189-2-720 has been prepared by IEC technical committee TC91:
65 Electronics assembly technology.

66 The text of this International Standard is based on the following documents:

FDIS	Report on voting
XX/XX/FDIS	XX/XX/RVD

67

68 Full information on the voting for the approval of this International Standard can be found in the
69 report on voting indicated in the above table.

70 This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

71 The committee has decided that the contents of this document will remain unchanged until the
72 stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to
73 the specific document. At this date, the document will be

- 74 • reconfirmed,
75 • withdrawn,
76 • replaced by a revised edition, or
77 • amended.
78

79 The National Committees are requested to note that for this document the stability date
80 is 2028..

81 THIS TEXT IS INCLUDED FOR THE INFORMATION OF THE NATIONAL COMMITTEES AND WILL BE DELETED
82 AT THE PUBLICATION STAGE.

83

84

85

86

iTeh STANDARD PREVIEW (standards.iteh.ai)

[oSIST prEN IEC 61189-2-720:2023](https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023)

<https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023>

87 **Test methods for electrical materials, printed board and other**
 88 **interconnection structures and assemblies – Part 2-720: Detection of**
 89 **defects in interconnection structures by measurement of capacitance**
 90

91 **1 Scope**

92 This document provides a method to evaluate specific characteristics of printed boards by
 93 measuring the capacitance between conductor traces and a ground plane and can be used for
 94 qualitative comparison of a test specimen to a reference board. This method is not intended for
 95 quantitative measurements and for assessment of conformity to a specification.

96 **2 Normative references**

97 There are no normative references.

98 **3 Terms and Definitions**


99 For the purposes of this document, the terms and definitions given in IEC 60194-2 apply. No
 100 terms and definitions are listed in this document.

101 ISO and IEC maintain terminological databases for use in standardization at the following
 102 addresses:

- 103 • IEC Electropedia: available at <http://www.electropedia.org/>
- 104 • ISO Online browsing platform: available at <http://www.iso.org/obp>

105 **4 Objective**

106 For testing electrical characteristics of printed board, generally electrical open/short test that
 107 shall measure the resistance between nets is the main test method. This open/short test is
 108 possible only to look at the pass/the fail of circuits and not to look for any reliability issues of
 109 printed board like as mouse bite, delamination, void, and crack. Therefore, the general electrical
 110 shall have a limitation. With the capacitance test method, it shall check the existing reliability
 111 issues of printed board and this standardization of the additional electrical test is necessary
 112 from the development stage. It is possible to accurately measure the differences in the
 113 capacitance values of printed board before and after the reliability test. It is enough for the
 114 development stage and reliability testing than in-production testing because of the long test
 115 time. If not the probing contact issues, there is no problem with the measurement uncertainty.
 116 It is possible to look for the defects lie as open/short, mouse bite, delamination, void, and so
 117 on by analysing the test defect nets. For looking for the capacitance test method, it shows the
 118 capacitance difference depending on the pad width, pad length, and pad distance as shown in
 119 Fig. 1. Fig. 1 shows the defect of mouse bite.
 120




121

122 **Figure 1 – The capacitance difference depending on the defect of mouse bite**

123

124 **5 Test specimen**


125 Fig 2 shows the test specimen with top test pads and bottom test pads. It shall be prepared to
 126 test the real circuit boards and test coupons with the warpage specification of less than 2 mm for
 127 improving the adhesion with the ground metal plate.



141 **Figure 2– Test specimen**

142 **6 Test method**

143 Fig. 3 shows the schematic of the capacitance test method for measuring the capacitance using
 144 the capacitance tester like as LCR meter and Impedance tester. After contacting the ground
 145 metal plate of one side, it shall be tested the capacitance of all of pad of the other side. The top
 146 probing tests and the bottom probing tests are conducted.



169 **Figure 3 – Schematic of the capacitance test method**

170

171 7. Test procedures

172 The specimen shall be attached on the ground metal plate without any attached materials, and
 173 it may need the ground metal plate with the vacuum suction holes for improving the attachment
 174 between test specimen and ground metal plate. It shall be connected the 2-port capacitance
 175 tester at each probing point and ground metal plate. If looking at the test schematic in Fig. 4,
 176 after attaching the test specimen on ground metal plate, the impedance tester with 2-port shall
 177 connect to the pads of test specimen and ground metal plate. The ground metal plate shall be
 178 the common ground and the capacitance shall measure at each one-side probing point. Also, it
 179 needs to measure at each other-side probing point. After that, it shall analyze all of test results
 180 by comparing with the average error ratio of all test specimens.

181 The test sequences to test the capacitance of printed board are as follows.

- 182 1) Looking for the reference values with the average value for each test pad by testing 10
 183 specimens, then determining the high limit ratio and the low limit ratio.
- 184 2) Cleaning the contamination on the ground metal plate.
- 185 3) Putting test specimen on the ground metal plate and attaching the vacuum suction
 186 without any attached materials.
- 187 4) Firstly, testing the capacitance characteristics of the one-side test specimen with the
 188 impedance tester.
- 189 5) Repeat the sequence 2).
- 190 6) Secondly, attaching the other-side test specimen on the ground metal plate without any
 191 attached materials.
- 192 7) Testing the capacitance characteristics of test specimen with the impedance tester.
- 193 8) Comparing the capacitance characteristics of all of test results with the average error
 194 ratio according to high limit and low limit (referred to Annex A).

A	B	C	D	E	F
REF-VALUE(F)	MEAS-VALUE(F)	Average error ratio(%)	High LIMIT(%)	Low LIMIT(%)	Judgement (Pass/Failure)

195

196 A = the average capacitance value of 10 times testing values

197 B = the measured capacitance value

198 $C (\%) = (B/A) * 100$

199 $F(\text{Pass}) \text{ range} = E \leq C \leq D$

200 $F(\text{Failure}) \text{ range} = E > C \text{ or } C > D$

201 9) Judging the pass/the failure for the electrical characteristics of printed board.

202

203 8. Report

204 This test method shall include:

205

206 a) test schematic for the capacitance test method

207 b) the impedance tester for measuring the capacitance used

- 208 c) the ground metal plate as the common ground used
209 d) the date of the test
210 e) the room temperature under which the test was conducted
211 f) the test sequences
212 g) high limit and low limit
213 h) the table of the average error ratio for comparing all of test results
214 h) the pass/the failure of printed board
215

iTeh STANDARD PREVIEW (standards.iteh.ai)

[oSIST prEN IEC 61189-2-720:2023](https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdabb58e2/osist-pren-iec-61189-2-720-2023)

<https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdabb58e2/osist-pren-iec-61189-2-720-2023>