

### SLOVENSKI STANDARD oSIST prEN IEC 61189-2-720:2023

01-april-2023

#### Preskusne metode za električne materiale, tiskana vezja in druge povezovalne strukture in sestave - 2-720. del: Odkrivanje napak v povezovalnih strukturah z merjenjem kapacitivnosti

Test methods for electrical materials, printed board and other interconnection structures and assemblies - Part 2-720: Detection of defects in interconnection structures by measurement of capacitance

## (standards.iteh.ai)

#### DSIST prEN IEC 61189-2-720:2023

https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023

Ta slovenski standard je istoveten z: prEN IEC 61189-2-720:2023

#### ICS:

31.180 Tiskana vezja (TIV) in tiskane Printed circuits and boards plošče

oSIST prEN IEC 61189-2-720:2023 en

oSIST prEN IEC 61189-2-720:2023

## iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 61189-2-720:2023 https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023



## 91/1832/CDV

#### COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER:	
IEC 61189-2-720 ED1	
DATE OF CIRCULATION:	CLOSING DATE FOR VOTING:
2023-02-10	2023-05-05
SUPERSEDES DOCUMENTS:	
91/1786/CD, 91/1829/CC	

IEC TC 91 : ELECTRONICS ASSEMBLY TECHNOLOGY					
SECRETARIAT:	SECRETARY:				
Japan	Mr Masahide Okamoto				
OF INTEREST TO THE FOLLOWING COMMITTEES:	PROPOSED HORIZONTAL STANDARD:				
	Other TC/SCs are requested to indicate their interest, if any, in this CDV to the secretary.				
FUNCTIONS CONCERNED:					
EMC Environment	QUALITY ASSURANCE SAFETY				
SUBMITTED FOR CENELEC PARALLEL VOTING	NOT SUBMITTED FOR CENELEC PARALLEL VOTING				
Attention IEC-CENELEC parallel voting	s iteh ai)				
The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.	1140 a 700 0000				
OSIS I DIEN IEC (	$\frac{1189-2-720:2023}{2000}$				
CENELEC members are invited to vote through the CENELEC online voting system.	n-iec-61189-2-720-2023				

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of

- any relevant patent rights of which they are aware and to provide supporting documentation,
- any relevant "in some countries" clauses to be included should this proposal proceed. Recipients are reminded that the enquiry stage is the final stage for submitting "in some countries" clauses. See AC/22/2007.

#### TITLE:

Test methods for electrical materials, printed board and other interconnection structures and assemblies – Part 2-720: Detection of defects in interconnection structures by measurement of capacitance

PROPOSED STABILITY DATE: 2028

NOTE FROM TC/SC OFFICERS:

**Copyright** © **2022 International Electrotechnical Commission, IEC.** All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

IEC CDV 61189-2-720 © IEC 2022	
--------------------------------	--

-2-

#### 91/1832/CDV

1	CONTENTS	
2		
3	FOREWORD	3
4	1 Scope	5
5	2 Normative references	5
6	3 Terms and Definitions	5
7	4 Objective	5
8	5 Test specimen	6
9	6 Test method	6
10	7. Test procedures	7
11	8. Report	7
12	Annex A	9
13	A.1 Test schematic	9
14	A.2 Test result	9
15		
16	Figure 1 – The capacitance difference depending on the defect of mouse bite	5
17	Figure 2– Test specimen	6
18	Figure 3 – Schematic of the capacitance test method	6
19	Figure 4 – Test schematic	9
20		
21	Table 1 – Test result for the test specimen	10
22		
23		

	ΙE	C CDV 61189-2-720	© IEC 2022	-3	3-		91/1832/CDV
24		INTERN	ATIONAL ELECT	ΓRC	TECHNICAL CO	MMI	SSION
25							
26 27 28 29 30 31 32		Test method interconnection defects in interc	s for electrical structures and onnection struc	mat ass ctur	terials, printed b semblies – Part 2 es by measurem	oarc 2-720 ent	l and other ): Detection of of capacitance
52			· ·				
33 34 35 36 37 38 39 40 41	1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprisin all national electrotechnical committees (IEC National Committees). The object of IEC is to promote internation co-operation on all questions concerning standardization in the electrical and electronic fields. To this end ar in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Report Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). The preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt wir may participate in this preparatory work. International, governmental and non-governmental organizations liaisir with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.					standardization comprising is to promote international nic fields. To this end and cations, Technical Reports, EC Publication(s)"). Their ed in the subject dealt with ental organizations liaising ernational Organization for en the two organizations.	
42 43 44	2)	The formal decisions or a consensus of opinion or interested IEC National C	greements of IEC on teo the relevant subjects committees.	chnic: since	al matters express, as ne e each technical commit	arly as tee ha	s possible, an international as representation from all
45 46 47 48	3)	IEC Publications have th Committees in that sens Publications is accurate misinterpretation by any o	ve the form of recommendations for international use and are accepted by IEC National sense. While all reasonable efforts are made to ensure that the technical content of IEC urate, IEC cannot be held responsible for the way in which they are used or for any any end user.				
49 50 51	4)	In order to promote inte transparently to the maxir any IEC Publication and t	nternational uniformity, IEC National Committees undertake to apply IEC Publications aximum extent possible in their national and regional publications. Any divergence between ad the corresponding national or regional publication shall be clearly indicated in the latter.				
52 53 54	5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.						
55	6) All users should ensure that they have the latest edition of this publication.						
56 57 58 59	7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.						
60 61	8)	8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.					
62 63	9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.						
64 65	International Standard IEC 61189-2-720 has been prepared by IEC technical committee TC91: Electronics assembly technology.						
66	T٢	e text of this Internat	ional Standard is ba	sed	on the following doc	umer	nts:
			FDIS		Report on voting		

FDIS	Report on voting		
XX/XX/FDIS	XX/XX/RVD		

67

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

71 The committee has decided that the contents of this document will remain unchanged until the

stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to

73 the specific document. At this date, the document will be

#### oSIST prEN IEC 61189-2-720:2023

	IEC CDV 61189-2-720 © IEC 2022	-4-	91/1832/CDV
74	• reconfirmed,		
75	• withdrawn,		
76	<ul> <li>replaced by a revised edition, or</li> </ul>		
77	• amended.		
78			
79 80	The National Committees are requesters is 2028	ed to note that	for this document the stability date
81 82	THIS TEXT IS INCLUDED FOR THE INFORMAT AT THE PUBLICATION STAGE.	ION OF THE NATIO	NAL COMMITTEES AND WILL BE DELETED
83			
84			
85			
86			

# iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 61189-2-720:2023

https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023 -5-

# Test methods for electrical materials, printed board and other interconnection structures and assemblies – Part 2-720: Detection of defects in interconnection structures by measurement of capacitance

90

#### 91 **1 Scope**

92 This document provides a method to evaluate specific characteristics of printed boards by 93 measuring the capacitance between conductor traces and a ground plane and can be used for 94 qualitative comparison of a test specimen to a reference board. This method is not intended for 95 quantitative measurements and for assessment of conformity to a specification.

#### 96 2 Normative references

97 There are no normative references.

#### 98 3 Terms and Definitions

- 99 For the purposes of this document, the terms and definitions given in IEC 60194-2 apply. No100 terms and definitions are listed in this document.
- 101 ISO and IEC maintain terminological databases for use in standardization at the following102 addresses:
- 103 IEC Electropedia: available at http://www.electropedia.org/
- 104 ISO Online browsing platform: available at http://www.iso.org/obp

#### 105 4 Objective

106 For testing electrical characteristics of printed board, generally electrical open/short test that 107 shall measure the resistance between nets is the main test method. This open/short test is 108 possible only to look at the pass/the fail of circuits and not to look for any reliability issues of printed board like as mouse bite, delamination, void, and crack. Therefore, the general electrical 109 shall have a limitation. With the capacitance test method, it shall check the existing reliability 110 issues of printed board and this standardization of the additional electrical test is necessary 111 from the development stage. It is possible to accurately measure the differences in the 112 capacitance values of printed board before and after the reliability test. It is enough for the 113 114 development stage and reliability testing than in-production testing because of the long test 115 time. If not the probing contact issues, there is no problem with the measurement uncertainty. It is possible to look for the defects lie as open/short, mouse bite, delamination, void, and so 116 on by analysing the test defect nets. For looking for the capacitance test method, it shows the 117 capacitance difference depending on the pad width, pad length, and pad distance as shown in 118 119 Fig. 1. Fig. 1 shows the defect of mouse bite.

120



121 122



123

-6-

IEC CDV 61189-2-720 © IEC 2022

91/1832/CDV

#### 124 **5 Test specimen**

Fig 2 shows the test specimen with top test pads and bottom test pads. It shall be prepared to test the real circuit boards and test coupons with the warpage specification of less than 2 mm for improving the adhesion with the ground metal plate.



Figure 2– Test specimen

#### 142 6 Test method

141

Fig. 3 shows the schematic of the capacitance test method for measuring the capacitance using the capacitance tester like as LCR meter and Impedance tester. After contacting the ground metal plate of one side, it shall be tested the capacitance of all of pad of the other side. The top probing tests and the bottom probing tests are conducted.



-7-

#### IEC CDV 61189-2-720 © IEC 2022

91/1832/CDV

#### 171 **7. Test procedures**

172 The specimen shall be attached on the ground metal plate without any attached materials, and 173 it may need the ground metal plate with the vacuum suction holes for improving the attachment between test specimen and ground metal plate. It shall be connected the 2-port capacitance 174 175 tester at each probing point and ground metal plate. If looking at the test schematic in Fig. 4, 176 after attaching the test specimen on ground metal plate, the impedance tester with 2-port shall connect to the pads of test specimen and ground metal plate. The ground metal plate shall be 177 the common ground and the capacitance shall measure at each one-side probing point. Also, it 178 179 needs to measure at each other-side probing point. After that, it shall analyze all of test results by comparing with the average error ratio of all test specimens. 180

- 181 The test sequences to test the capacitance of printed board are as follows.
- Looking for the reference values with the average value for each test pad by testing 10 specimens, then determining the high limit ratio and the low limit ratio.
- 184 2) Cleaning the contamination on the ground metal plate.
- 185 3) Putting test specimen on the ground metal plate and attaching the vacuum suction without any attached materials.
- 187 4) Firstly, testing the capacitance characteristics of the one-side test specimen with the impedance tester.
- 189 5) Repeat the sequence 2).
- 190 6) Secondly, attaching the other-side test specimen on the ground metal plate without any

attached materials.

192 7) Testing the capacitance characteristics of test specimen with the impedance tester.

193 8) Comparing the capacitance characteristics of all of test results with the average error ratio according to high limit and low limit (referred to Annex A).

4acab A	10038e2/0: B	ist-pren-i C	D D D	2-720-202 E	S F
REF- VALUE(F)	MEAS- VALUE(F)	Average error ratio(%)	High LIMIT(%)	Low LIMIT(%)	Judgement (Pass/Failure)

#### 195

191

- 196 A = the average capacitance value of 10 times testing values
- 197 B = the measured capacitance value
- 198 C (%) = (B/A) \* 100
- 199 F(Pass) range =  $E \le C \le D$
- 200 F(Failure) range = E > C or C > D
- 201 9) Judging the pass/the failure for the electrical characteristics of printed board.
- 202

#### 203 8. Report

204 This test method shall include: 205

- a) test schematic for the capacitance test method
- b) the impedance tester for measuring the capacitance used

#### oSIST prEN IEC 61189-2-720:2023

-8-

#### IEC CDV 61189-2-720 © IEC 2022

91/1832/CDV

- 208 c) the ground metal plate as the common ground used
- d) the date of the test
- e) the room temperature under which the test was conducted
- 211 f) the test sequences
- g) high limit and low limit
- 213 h) the table of the average error ratio for comparing all of test results
- 214 h) the pass/the failure of printed board
- 215

# iTeh STANDARD PREVIEW (standards.iteh.ai)

oSIST prEN IEC 61189-2-720:2

https://standards.iteh.ai/catalog/standards/sist/5e0d4110-e0f3-421e-ab46-4dcdbabb58e2/osist-pren-iec-61189-2-720-2023