
**Polprevodniški elementi - Splošne smernice za kvalifikacijo polprevodnikov - 3.
del: Smernice za načrtovanje ocenjevanja zanesljivosti močnostnega
polprevodniškega modula**

Semiconductor devices - Generic semiconductor qualification guidelines - Part 3:
Guidelines for reliability qualification plans for power semiconductor module

iTeh Standards

Dispositifs à semiconducteurs - Lignes directrices génériques concernant la qualification
des semiconducteurs - Partie 3: Lignes directrices pour les plans de qualification de la
fiabilité des modules à semiconducteurs de puissance

Ta slovenski standard je istoveten z: prEN IEC 63287-3:2024

<https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025>

ICS:

31.080.01	Polprevodniški elementi (naprave) na splošno	Semiconductor devices in general
-----------	---	-------------------------------------

oSIST prEN IEC 63287-3:2025

en



47/2873/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

PROJECT NUMBER:

IEC 63287-3 ED1

DATE OF CIRCULATION:

2024-10-25

CLOSING DATE FOR VOTING:

2025-01-17

SUPERSEDES DOCUMENTS:

47/2815/CD, 47/2832/CC

IEC TC 47 : SEMICONDUCTOR DEVICES

SECRETARIAT:

Korea, Republic of

SECRETARY:

Mr Cheolung Cha

OF INTEREST TO THE FOLLOWING COMMITTEES:

HORIZONTAL FUNCTION(S):

ASPECTS CONCERNED:

Environment

☒ SUBMITTED FOR CENELEC PARALLEL VOTING☐ NOT SUBMITTED FOR CENELEC PARALLEL VOTING**Attention IEC-CENELEC parallel voting**

The attention of IEC National Committees, members of CENELEC, is drawn to the fact that this Committee Draft for Vote (CDV) is submitted for parallel voting.

The CENELEC members are invited to vote through the CENELEC online voting system.

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

Recipients of this document are invited to submit, with their comments, notification of any relevant "In Some Countries" clauses to be included should this proposal proceed. Recipients are reminded that the CDV stage is the final stage for submitting ISC clauses. (SEE AC/22/2007 OR NEW GUIDANCE DOC).

TITLE:

Semiconductor devices - Generic semiconductor qualification guidelines - Part 3: Guidelines for reliability qualification plans for power semiconductor module

PROPOSED STABILITY DATE: 2029

NOTE FROM TC/SC OFFICERS:

Copyright © 2024 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

CONTENTS

1		
2		
3	FOREWORD.....	4
4	INTRODUCTION.....	6
5	1 Scope.....	7
6	2 Normative reference	7
7	3 Terms and definitions	7
8	4 Product categories and applications	8
9	4.1 Quality grade by application	8
10	4.2 Definition of quality grade (Example)	8
11	5 Failure.....	9
12	5.1 Failure distribution	9
13	5.2 Early failure period.....	11
14	5.2.1 Description	11
15	5.2.2 Early failure rate	12
16	5.2.3 Screening (Reduction of early failure)	13
17	5.3 Random failure period	13
18	5.3.1 Description	13
19	5.3.2 Failure rate in the random failure period	13
20	5.4 Wear-out failure period	13
21	5.4.1 Description	13
22	6 Reliability test	16
23	6.1 Reliability test methods	16
24	6.2 Acceleration models for reliability tests	18
25	7 Stress test methods	18
26	8 Summary table of assumptions	19
27	9 Summary	21
28	Annex A	22
29	Bibliography.....	31
30		
31	Figure 1 – Bath-tub curve	11
32	Figure 2 – Failure process of power semiconductor module manufacturing lots during	
33	the early failure period	12
34	Figure 3– Conceptual diagram of the wear-out failure	14
35	Figure 4 – Conceptual diagram of the accelerated reliability test	14
36	Figure A.1 – The gate oxide breakdown mechanism	22
37	Figure A.2 – Relationship between electric field strength and lifetime	23
38	Figure A.3 – The relationship between the stress application time and the gate oxide	
39	breakdown time	24
40	Figure A.4 – TDDb Weibull plot	24
41	Figure A.5 – Relationship between the electric field strength $1/E$ and the oxide	
42	breakdown lifetime t_{BD}	25
43	Figure A.6 – Relationship between the gate oxide lifetime and the failure rate	26

44	Figure A.7 – Relationship between the gate oxide lifetime and the cumulative failure probability.....	26
46	Figure A.8 – The breakdown voltage distribution of gate oxide	27
47	Figure A.9 – Voltage screening flow of gate oxide of power MOSFETs	27
48	Figure A.10 – An example of the Weibull plot before and after screening	28
49	Figure A.11 – The flow of the test using the voltage step stress method	30
50	Figure A.12 – An example of the TDDDB evaluation of semiconductor devices found acceptable in the screening, using the voltage step stress method	31
52		
53	Table 1 – Definition of quality grade.....	8
54	Table 2 – Accelerated lifetime test methods and purpose.....	16
55	Table 3 – Stress test methods and purpose	18
56	Table 4 – Accelerating factors, calculation formulae and numerical values	20
57	Table A.1 – Comparison between the voltage screening and the burn-in test	28
58		
59		

iTech Standards
(<https://standards.iteh.ai>)
Document Preview

[oSIST prEN IEC 63287-3:2025](https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025)

<https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025>

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**SEMICONDUCTOR DEVICES –
GENERIC SEMICONDUCTOR QUALIFICATION GUIDELINES –****Part 3: Guidelines for reliability qualification plans for power
semiconductor module**

FOREWORD

- 1) The International Electro technical Commission (IEC) is a worldwide organization for standardization comprising all national electro technical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 63287-3 has been prepared by IEC technical committee 47: Semiconductor devices.

The text of this International Standard is based on the following documents:

FDIS	Report on voting
47 /XX/FDIS	47 /XX/RVD

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

109 A list of all parts in the IEC 63287 series, published under the general title semiconductor
110 devices –generic semiconductor qualification guidelines, can be found on the IEC website.

111 The committee has decided that the contents of this document will remain unchanged until the
112 stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to
113 the specific document. At this date, the document will be

- 114 • reconfirmed,
- 115 • withdrawn,
- 116 • replaced by a revised edition, or
- 117 • amended.

118

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

119

iTeh Standards
(<https://standards.iteh.ai>)
Document Preview

[oSIST prEN IEC 63287-3:2025](https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025)

<https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025>

INTRODUCTION

When performing qualification tests, semiconductor device vendors prepare a specific reliability test plan upon consultation with semiconductor device users in order to efficiently carry out the reliability test.

This guideline presents examples of methods for preparing test plans to determine appropriate reliability test conditions, based on the level of quality required in the operating environments of various applications of power semiconductor modules. As a target of reliability, grades have been specified for each of the following applications: automotive, industrial and consumer electronics. Based on the number of annual operating hours, use period and other parameters assumed for each grade, this guideline defines verification methods for the wear-out failure, and proposes appropriate reliability tests. This guideline defines the concept of quality assurance from early failure to wear-out failure. It also presents approaches to appropriately ensure the reliability of power semiconductor modules.

The test conditions and the acceleration factor values presented in this guideline are only examples used for setting reliability test conditions to verify a required level of quality.

NOTE Qualification tests are tests performed by power semiconductor device vendors, taking into account the quality required by the users of their products.

iTeh Standards
(<https://standards.iteh.ai>)
Document Preview

[oSIST prEN IEC 63287-3:2025](https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025)

<https://standards.iteh.ai/catalog/standards/sist/92e0b946-07bb-4a33-9161-a0d6cc5e558f/osist-pren-iec-63287-3-2025>

SEMICONDUCTOR DEVICES -- GENERIC SEMICONDUCTOR QUALIFICATION GUIDELINES –

Part 3: Guidelines for reliability qualification plans for power semiconductor module

1 Scope

This part of the IEC 63287 provides guidelines for a reliability qualification plan for power semiconductor modules to assure reliability targets over the entire product life.

Here, the term power semiconductor module refers to multichip semiconductor power modules as defined below in 3.3.

Power semiconductor modules with incorporated control circuits are excluded. Clamped packages that need external pressure for being mounted in a system are excluded, e.g. disc-type pressure pack devices.

This document is not intended for medical, military, aeronautics and astronautics-related applications.

2 Normative reference

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60191-4, Mechanical standardization of semiconductor devices - Part 4: Coding system and classification into forms of package outlines for semiconductor device packages

IEC 63287-1, Semiconductor devices - Generic semiconductor qualification guidelines - Part 1: Guidelines for IC reliability qualification

3 Terms and definitions

For the purpose of this document, the following terms and definitions apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

3.1 failure mode

classification of a fault phenomenon which causes product failure

Note 1 to entry disconnection, a short circuit, occasional loss, abrasion, characteristic deterioration, etc. are typical items considered as failure modes

3.2 failure mechanism

physical, chemical or other process that results in a failure mode, which leads to a product that fails to meet functional requirements

3.3**power module**

isolated or non-isolated semiconductor module with two or more semiconductor chips according to the package outline style code “MP” specified in IEC 60191-4

Note 1 to entry: The predominantly used package body material is plastic (including epoxy) according to IEC 60191-4 and both the frame based and resin based embodiment are possible.

3.4**mode A failures**

early failures with a decreasing failure rate due to extrinsic defects

3.5**mode B failures**

random failures with relatively constant failure rate. The end of mode B regime limits the use period of a power semiconductor module

3.6**mode C failures**

wear-out failures with increasing failure rate due to intrinsic limitation of lifetime

3.7**bathtub curve**

a plot of failure rate versus time or cycles that exhibits three phases of life: infant mortality (decreasing failure rate), random failure period (relatively constant failure rate), and intrinsic wear-out (increasing failure rate)

4 Product categories and applications**4.1 Quality grade by application**

Level of quality, operating hours and operating environment required for power semiconductor modules in the market are varied, depending on the application of products for which power semiconductor modules are used. As an example of a method for preparing test plans, this guideline has grouped the applications into three major grades of requirements, namely the automotive, the industrial and the consumer electronics application. And for each grade, the required level of quality and its preconditions are defined, as shown in Table 1.

4.2 Definition of quality grade (Example)**Table 1 – Definition of quality grade**

Grade	I	II	III
Description of grade	Automotive application	Industrial application	Consumer electronics application
Example of application	Powertrains, DC/DC Converter, OBC, Power steering, etc.	Motor controls, Power converters, Robots,	Air conditioners, Home appliances, etc.

		Machine tools, Railway, etc.	
Annual operating hours	500 hours (driving hours) The operation differs between when it works with KEY ON/OFF and when it does not work with KEY ON/OFF.	Up to 8760 hours; varies depending on application.	Up to 8760 hours; varies depending on application.
Use period	15 years (cumulative failure probability: <1%)	10~20 years (cumulative failure probability:1%); varies depending on application.	5~10 years (cumulative failure probability:1%); varies depending on application.
Operating environment assumed (varies depending on application) ^a	For engine compartment: $T_a = -40\text{ °C (min)}/125\text{ °C (max)}$ $T_j = 100\text{ °C (typ)}/150\text{ °C (max)}$ RH=0 (min)/100 (max)% RH typ. (10% when driving) (70% when stopping)	$T_a = -20\text{ °C (min)}/100\text{ °C (max)}$ $T_j = 70\text{ °C (typ)}/125\text{ °C (max)}$ RH=10 (min)/80 (max)% RH typ. (20% when being energized) (60% when being de-energized)	$T_a = 0\text{ °C (min)}/70\text{ °C (max)}$ $T_j = 70\text{ °C (typ)}/105\text{ °C (max)}$ RH= 10 (min)/80 (max)% RH typ. (20% when being energized) (60% when being de-energized)
Early failure rate	1 ppm/year or less	50 to 100 ppm/year or less; varies depending on application.	100 ppm/year or less; varies depending on application.
Failure rate in the random failure period	1 FIT or less	50 to 100 FIT or less; varies depending on application.	100 FIT or less; varies depending on application.
NOTE The values shown in Table 1 are only examples. In real business life, these conditions are set according to market and customer requirements. ^a as an alternative, the limiting values according to the climatic classes reported in IEC 60721 should be used as boundary conditions for a mission profile of climatic conditions (T_a, RH)			

215

216 **5 Failure**217 **5.1 Failure distribution**

218 The failure distribution of power semiconductor modules has been divided into three major areas: early
 219 failure, random failure and wear-out failure. **Figure 1** shows the bathtub curve representing the
 220 relationship between the field use time and the instantaneous failure rate. Each of the three areas is
 221 described in detail in **5.2** to **5.4**.

222

223 In the case of power semiconductor modules, most modules that may cause early failures are rejected