

SLOVENSKI STANDARD oSIST prEN IEC 60749-26:2025

01-januar-2025

Polprevodniški elementi - Metode za mehansko in klimatsko preskušanje - 26. del: Preskušanje občutljivosti na elektrostatično razelektritev (ESD) - Model človeškega telesa (HBM)

Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)

Halbleiterbauelemente - Mechanische und klimatische Prüfverfahren - Teil 26: Prüfung der Empfindlichkeit gegen elektrostatische Entladungen (ESD) - Human Body Model (HBM)

Dispositifs à semiconducteurs - Méthodes d'essais mécaniques et climatiques - Partie 26: Essai de sensibilité aux décharges électrostatiques (DES) - Modèle du corps humain (HBM)

DSIST prEN IEC 60749-26:2025

ttps://standards.iteh.ai/catalog/standards/sist/787de785-9b87-4f1a-b2dd-d3b61f47e4ad/osist-pren-iec-60749-26-2025 Ta slovenski standard je istoveten z: prEN IEC 60749-26:2024

ICS:

31.080.01 Polprevodniški elementi (naprave) na splošno

Semiconductor devices in general

oSIST prEN IEC 60749-26:2025

en

OSIST prEN IEC 60749-26:2025

iTeh Standards (https://standards.iteh.ai) Document Preview

SIST prEN IEC 60749-26:2025

https://standards.iteh.ai/catalog/standards/sist/787de785-9b87-4f1a-b2dd-d3b61f47e4ad/osist-pren-iec-60749-26-2025



47/2882/CDV

COMMITTEE DRAFT FOR VOTE (CDV)

CLOSING DATE FOR VOTING:
2025-02-21

IE	C TC 47 : SEMICONDUCTOR DEVICES	
SE	ECRETARIAT:	SECRETARY:
Ko	orea, Republic of	Mr Cheolung Cha
OF	F INTEREST TO THE FOLLOWING COMMITTEES:	HORIZONTAL FUNCTION(S):
As	SPECTS CONCERNED:	
	SUBMITTED FOR CENELEC PARALLEL VOTING	□ NOT SUBMITTED FOR CENELEC PARALLEL VOTING
At	ttention IEC-CENELEC parallel voting	lards.iteh.ai)
Th CE foi	ne attention of IEC National Committees, members of ENELEC, is drawn to the fact that this Committee Draft r Vote (CDV) is submitted for parallel voting.	t Preview
Th CE	ne CENELEC members are invited to vote through the ENELEC online voting system.	<u>60749-26:2025</u> 87-4f1a-b2dd-d3b61f47e4ad/osist-pren-iec-60749-2

This document is still under study and subject to change. It should not be used for reference purposes.

Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

Recipients of this document are invited to submit, with their comments, notification of any relevant "In Some Countries" clauses to be included should this proposal proceed. Recipients are reminded that the CDV stage is the final stage for submitting ISC clauses. (SEE AC/22/2007 OR NEW GUIDANCE DOC).

TITLE:

Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)

PROPOSED STABILITY DATE: 2029

NOTE FROM TC/SC OFFICERS:

Copyright © 2024 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions. You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without permission in writing from IEC.

1

CONTENTS

2	F	OREWC	DRD	5	
3	1.	Scop	pe	7	
4	2.	Norn	native references	7	
5	3.	Term	ns and definitions	7	
6	4	Appa	aratus and required equipment		
7		<u> </u>	Waveform verification equipment	11	
8		4.2.	Oscilloscope		
9		4.3.	Additional requirements for digital oscilloscopes		
10		4.4.	Current probe		
11		4.5.	Evaluation loads		
12		4.6.	Attenuator		
13		4.7.	Human body model simulator	12	
14		4.8.	HBM test equipment parasitic properties	13	
15	5.	Stres	ss test equipment qualification and routine verification	13	
16		5.1.	Overview of required HBM tester evaluations	13	
17		5.2.	Measurement procedures	14	
18		5.2.1	1. Reference pin pair determination	14	
19		5.2.2	Waveform capture with current probe	14	
20		5.2.3	3. Determination of waveform parameters	15	
21		5.2.4	4. High voltage discharge path test	18	
22		5.3.	HBM tester qualification	18	
23		5.3.1	1. HBM ESD tester qualification requirements	18	
24		5.3.2	2. HBM tester qualification procedure	18	
25		5.4.	Test fixture board qualification for socketed testers	19	
26 DS://Sta		5.5. ds.tch.	Routine waveform check requirements	20	
27		5.5.1	1. Standard routine waveform check description	20	
28		5.5.2	2. Waveform check frequency		
29		5.5.3	3. Alternate routine waveform capture procedure		
30		5.0. 5.6.1	nigh voltage discharge path check	21 21	
30		5.6.2	 Non-relay testers 	21 21	
32		5 7	Tester waveform records	21	
34		571	1 Tester and test fixture board qualification records	21	
35		5.7.2	 Periodic waveform check records 		
36		5.8.	Safety		
37		5.8.1	1. Initial set-up	22	
38		5.8.2	2. Training	22	
39		5.8.3	3. Personnel safety	22	
40	6.	Clas	sification procedure	22	
41		6.1.	Devices for classification	22	
42		6.2.	Parametric and functional testing	22	
43		6.3.	Device stressing	22	
44		6.3.1	1. Device stressing methods	22	
45		6.3.2	2. No connect pins	23	
46		6.4.	Pin combination stressing	23	
47		6.4.1	1. Pin combination stressing options	23	

IEC CDV 60749-26 © IEC 2024 - 3 -

48	6.4.2. 'No-Connect' Pins	24
49	6.4.3. Supply pins	24
50	6.4.4. Non-supply pins	25
51	6.5. Pin groupings	25
52	6.5.1. Supply pin groups	25
53	6.6. Pin stress combinations	26
54	6.6.1. Pin stress combination categorization	26
55	6.6.2. Non-supply and supply to supply combinations (1, 2, N)	
56	6.6.3. Non-supply to non-supply combinations	
57	6.7. Pin-pair stressing	
58	6.8. Low-Parasitic HBM Simulator Allowance	
59	7 Epilure criteria	
00	Component electricition	
01	6. Component classification	
62	Annex A (informative) Cloned non-supply (1/O) pin sampling test method	
63	A.1 Purpose and overview	
64	A.2 Pin sampling overview and statistical details	31
65	A.3 IC product selections	32
66	A.4 Randomly selecting and testing cloned I/O pins	
67	A.5 Determining if sampling can be used with the supplied Excel spreadsheet	33
68	A.5.1 Using the supplied Excel spreadsheet	33
69	A.5.2 Without using the Excel spreadsheet	33
70	A.6 HBM testing with a sample of cloned I/O pins	34
71	A.7 Examples of testing with sampled cloned I/Os	34
72	Annex B (informative) Determination of withstand thresholds for pin or pin-combination	on
73 s://star	subsets	37 n-jec-60249-26-2
74	B.1 Introduction	
75	B.2 Testing procedures	37
76	B.3 Restrictions	
77	B.4 Example of using subset withstand threshold data	38
78	Annex C (informative) HBM test equipment parasitic properties	
79	C.1 Optional trailing pulse detection equipment / apparatus	39
80	C.2 Optional pre-pulse voltage rise detection test equipment	40
81	C.3 Optional Pre-HBM Current Spike Detection Equipment	42
82	C.4 Open-relay tester capacitance parasitics	43
83	C.5 Test to determine if an HBM simulator is a low-parasitic simulator	44
84	Annex D (informative) HBM test method flow chart	46
85	Annex E (informative) Failure window detection testing methods	49
86	E.1 Methodology	49
87	E.2 Combined Withstand Threshold Method and Window Search	49
88	E.3 Failure Window Detection with a Known Withstand Threshold	49
89	Bibliography	
90		
Q1	Figure 1 – Simplified HBM simulator circuit with loads	13
91	Figure 2 Current waveform through charting wires	
92		10

IEC CDV 60749-26 © IEC 2024	- 4 -	47/2882/CDV

93	Figure 3 – Current waveform through a 500 Ω resistor	17
94	Figure 4 – Peak current short circuit ringing waveform	18
95	Figure A.1 – SPL, V1, VM, and z with the Bell shape distribution pin failure curve	32
96	Figure A.2 – I/O sampling test method flow chart	36
97	Figure C.1 – Diagram of trailing pulse measurement setup	39
98	Figure C.2 – Positive stress at 4 000 V	40
99	Figure C.3 – Negative stress at 4 000 V	40
100 101	Figure C.4 – Illustration of measuring voltage before HBM pulse with a Zener diode or a device	41
102 103	Figure C.5 – Example of voltage rise before the HBM current pulse across a 9,4 V Zener diode	41
104	Figure C.6 – Optional Pre-Current Pulse Detection Equipment/Apparatus	42
105	Figure C.7 – Positive Stress at 1000 V	43
106	Figure C.8 – Diagram of a 10-pin shorting test device showing current probe	45
107	Figure D.1 – HBM test method flow chart (1 of 3, HBM Classification Procedure)	46
108		
109	Table 1 – Waveform specification	20
110	Table 2 – Preferred pin combinations sets	27
111	Table 3 – Alternative pin combinations sets	27
112	Table 4 – HBM ESD component classification levels	30
113 114	Table.B.1. Inclusion of Lower ESD Level High-Speed Pin Data ESD Information for Handling of ESDS in an ESD Protected Area (Required)	38
115		
116		

oSIST prEN IEC 60749-26:2025

https://standards.iteh.ai/catalog/standards/sist/787de785-9b87-4f1a-b2dd-d3b61f47e4ad/osist-pren-iec-60749-26-2025

IEC CDV 60749-26 © IEC 2024 - 5 -

117		INTERNATIONAL ELECTROTECHNICAL COMMISSION
118		
119		
120		SEMICONDUCTOR DEVICES –
121		MECHANICAL AND CLIMATIC TEST METHODS –
122		
123		Part 26: Electrostatic discharge (ESD) sensitivity testing –
124		Human body model (HBM)
125 126		FOREWORD
127 128 129 130 131 132 133 134 135	1)	The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
136 137 138	2)	The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
139 140 141 142	3)	IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
143 144 145	4)	In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
146 147 148	5)	IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
149	6)	All users should ensure that they have the latest edition of this publication. b61f47e4ad/osist-pren-jec-60749-26-202
150 151 152 153	7)	No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
154 155	8)	Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
156 157	9)	Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.
158 159	Int Se	ternational Standard IEC 60749-26 has been prepared by IEC technical committee 47: emiconductor devices in collaboration with technical committee 101: Electrostatics.
160 161 162 163	Th co It Te	nis fifth edition cancels and replaces the fourth edition published in 2018. This edition nstitutes a technical revision. This standard is based upon ANSI/ESDA/JEDEC JS-001-2023. Is used with permission of the copyright holders, ESD Association and JEDEC Solid state echnology Association.
164 165	Th ed	is edition includes the following significant technical changes with respect to the previous lition:
166	a)	new definitions have been added
167 168 169	b)	text has been added to clarify the designation of and allowances resulting from "low parasitics". The new designation includes the maximum number of pins of a device that can pass the test procedure.
170		

IEC CDV 60749-26 © IEC 2024

The text of this International Standard is based on the following documents: 171

> FDIS Report on voting 47/xxxx/FDIS 47/yyyy/RVD

172

Full information on the voting for the approval of this International Standard can be found in the 173 report on voting indicated in the above table. 174

The language used for the development of this International Standard is English. 175

This document has been drafted in accordance with the ISO/IEC Directives, Part 2, and 176 developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC 177 Supplement, available at www.iec.ch/members experts/refdocs. The main document types 178 developed by IEC are described in greater detail at www.iec.ch/publications. 179

180

A list of all parts in the IEC 60749 series, published under the general title Semiconductor 181 devices - Mechanical and climatic test methods, can be found on the IEC website. 182

The committee has decided that the contents of this document will remain unchanged until the 183 stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to 184 the specific document. At this date, the document will be 185

- reconfirmed, 186 •
- 187 withdrawn.

replaced by a revised edition, or **Preview** 188 •

amended. 189

https:190 andards.iteh.ai/catalog/standards/sist/787de785-9b87-4f1a-b2dd-d3b61f47e4ad/osist-pren-iec-60749-26-2025

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

191

192

SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 26: Electrostatic discharge (ESD) sensitivity testing – Human body model (HBM)

197 198

193

194 195

196

- 199
- 200

201 **1. Scope**

This part of IEC 60749 establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).

The purpose of this document is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.

ESD testing of semiconductor devices is selected from this test method, the machine model

(MM) test method (see IEC 60749-27) or other ESD test methods in the IEC 60749 series.

211 Unless otherwise specified, this test method is the one selected.

212 2. Normative references //standards.iteh.ai)

The following documents are referred to in the text in such a way that some or all of their content

constitutes requirements of this document. For dated references, only the edition cited applies.

215 For undated references, the latest edition of the referenced document (including any

amendments) applies.

217 IEC 60749-28, Semiconductor devices – Mechanical and climatic test methods – Part 28:

218 Electrostatic discharge (ESD) sensitivity testing – Machine model (MM)

219 **3. Terms and definitions**

For the purposes of this document, the following terms and definitions apply.

- ISO and IEC maintain terminological databases for use in standardization at the following addresses:
- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at http://www.iso.org/obp
- 225 **3.1**.

226 above-passivation layer

227 **APL**

A low-impedance metal plane built on the surface of a die, above the passivation layer, which connects a group of bumps or pins (typically power or ground).

Note 1 to entry This structure is sometimes referred to as a redistribution layer (RDL). There may be multiple APLs (sometimes referred to as Islands) for a power or ground group.

233 234

-

- 8 -

236 **3.2**.

associated non-supply pin

non-supply pin (typically an I/O pin) associated with a supply pin group

- 239 Note 1 to entry A non-supply pin is considered to be associated with a supply pin group if either:
- a) the current from the supply pin group (i.e., VDDIO) is required for the function of the electrical circuit(s)
 (I/O driver) that connect(s) (high/low impedance) to that non-supply pin;
- b) a parasitic path exists between non-supply and supply pin group (e.g., open-drain type non-supply pin to a VCC
 supply pin group that connects to a nearby N-well guard ring).
- 244 **3.3**.
- 245 cloned non-supply (I/O) pin
- set of input, output or bidirectional pins using the same I/O cell and electrical schematic and sharing the same associated supply pin group(s) including ESD power clamp(s)
- 248 **3.4**.
- 249 component
- item such as a resistor, diode, transistor, integrated circuit or hybrid circuit
- 251 **3.5**.
- 252 component failure
- condition in which a tested component does not meet one or more specified static or dynamic
 data sheet parameters
- 255 **3.6**.

nair iTeh Standards

- 256 coupled non-supply pin pair
- two pins that have an intended direct current path (such as a pass gate or resistors, such as
 differential amplifier inputs, or low voltage differential signalling (LVDS) pins), including
 analogue and digital differential pairs and other special function pairs (e.g., D+/D-,
 XTALin/XTALout, RFin/RFout, TxP/TxN, RxP/RxN, CCP DP/CCN DN, etc.)
- 261 **3.7**.

data sheet parameters <u>oSIST prEN IEC 60749-26:2025</u>

- 263 static and dynamic component performance data supplied by the component manufacturer or 49-26-2025 264 supplier
 - 265 **3.8**.

266 exposed pad

exposed metal plate on an IC package, connected to the silicon substrate and acting as a heat sink. This metal plate may or may not be electrically connected to the die. The exposed pad may be categorized as either supply, non-supply or no-connect

270 **3.9**.

- 271 **3.10**.
- 272 feedthrough
- direct or indirect (via a series resistor) connection from a pad cell layout. This connection may allow additional elements, not included in the pad cell, to make electrical connections to the bond pad (see Annex A). This is not to be confused with the term feed-through used in Clause
- 5 which refers to test boards.

277 **3.11.**

278 failure window

- intermediate range of stress voltages that can induce failure in a particular device type, when
 the device type can pass some stress voltages both higher and lower than this range
- Note 1 to entry: A component with a failure window can pass a 500 V test, fail a 1 000 V test and pass a 2 000 V
 test. The withstand voltage of such a device is 500 V.

IEC CDV 60749-26 © IEC 2024

-9-

- 3.12. 283
- human body model electrostatic discharge 284
- **HBM ESD** 285
- ESD event meeting the waveform criteria specified in this document, approximating the 286 discharge from the fingertip of a typical human being to a grounded device 287
- 3.13. 288
- **HBM ESD tester** 289
- 290 HBM simulator
- equipment that applies an HBM ESD to a component 291
- 292 3.14.
- 293 Ips
- peak current value determined by the current at time t_{max} on the linear extrapolation of the 294 exponential current decay curve, based on the current waveform data over a 40 nanosecond 295 period beginning at tmax 296
- SEE: Figure 2 a). 297
- 3.15. 298
- 299 I_{psmax}
- highest current value measured including the overshoot or ringing components due to internal 300 test simulator RLC parasitics 301
- SEE: Figure 2 a). 302
- 3.16. 303
- 304 no connect pin
- package interconnection that is not electrically connected to a die 305
- EXAMPLE: Pin, bump, ball interconnection. prEN IEC 60749-26:2025 306
- Note 1 to entry: There are some pins which are labelled as no connect, which are actually connected to the die and 307 308 should not be classified as a no connect pin.
 - 309 3.17.

non-socketed tester 310

- HBM simulator that makes contact to the device under test (DUT) pins (or balls, lands, bumps 311
- or die pads) with test probes rather than placing the DUT in a socket 312
- 3.18. 313
- 314 non-supply pin
- 315 pin that is not categorized as a supply pin or no connect
- 316 Note 1 to entry This includes pins such as input, output, offset adjusts, compensation, clocks, controls, address, data, Vref pins and VPP pins on EPROM memory. Most non-supply pins transmit or receive information such as 317
- 318 digital or analogue signals, timing, clock signals, and voltage or current reference levels.
- 3.19. 319
- 320 package plane
- low impedance metal layer built into an IC package connecting a group of bumps or pins 321 (typically power or ground) 322
- 323 Note 1 to entry: There may be multiple package planes (sometimes referred to as islands) for each power and 324 ground group.
- 325 3.20.
- pre-pulse voltage 326
- voltage occurring at the device under test (DUT) just prior to the generation of the HBM current 327 328
 - pulse

IEC CDV 60749-26 © IEC 2024

– 10 –

- 329 SEE: Clause C.2.
- **330 3.21**.

331 pulse generation circuit

- dual polarity pulse source circuit network that produces a human body discharge current waveform
- Note 1 to entry The circuit network includes a pulse generator with its test equipment internal path up to the contact pad of the test fixture. This circuit is also referred to as dual polarity pulse source.
- **336 3.22**.
- 337 ringing
- high frequency oscillation superimposed on a waveform

339 **3.23**.

340 shorted non-supply pin

- any non-supply pin (typically an I/O pin) that is metallically connected (typically < 3 Ω) on the
- chip or within the package to another non-supply pin (or set of non-supply pins)

343 **3.24**.

- 344 socketed tester
- HBM simulator that makes contact to DUT pins (or balls, lands, bumps or die pads) using a DUT socket mounted on a test fixture board
- 347 **3.25**.

iTeh Standards

348 specification limit

349 SPL

HBM specification limit, or target specification level and is the value set by customer

351 requirement or internal target (See Annex A)

Document Preview

352 **3.26**.

353 spurious current pulse

small HBM shaped pulse that follows the main current pulse, and is typically defined as a percentage of I_{psmax} and additional statement of the main current pulse, and is typically defined as a

356 **3.27**.

357 step-stress hardening

ability of a component subjected to increasing ESD voltage stresses to withstand higher stress
 levels than a similar component not previously stressed

360 EXAMPLE: A component can fail at 1 000 V if subjected to a single stress, but fail at 3 000 V if stressed 361 incrementally from 250 V.

362 **3.28**.

- 363 supply pin
- 364 any pin that provides current to a circuit

Note 1 to entry: Supply pins typically transmit no information (such as digital or analogue signals, timing, clock
 signals, and voltage or current reference levels). For the purpose of ESD testing, power and ground pins are treated
 as supply pins.

368 **3.29**.

369 test fixture board

specialized circuit board, with one or more component sockets, which connects the DUT(s) to

371 the HBM simulator

372 3.30.

- 373 *t*max
- time when I_{ps} is at its maximum value (I_{psmax})

	IEC CDV 60749-	26 © IEC 2024	– 11 –	47/2882/CDV	
375	SEE: Figure 2 a).			
376 377 378	3.31. trailing current pulse that	Dulse t occurs after the HBM cu	rent pulse has decayed		
379	Note 1 to entry: A trailing current pulse is a relatively constant current often lasting for hundreds of microseconds.				
380	SEE: Clause C.	1.			
381 382 383 384 385	3.32. two-pin HBM tester low parasitic HBM simulator that tests DUTs in pin pairs where floating pins are not connected to the simulator thereby eliminating DUT-tester interactions from parasitic tester loading of floating pins				
386 387 388 389	3.33. V1 maximum HBM s ^a Annex A)	tress voltage step where a	all of the selected cloned	d non-supply pins pass (see	
390 391 392 393	3.34. V2 minimum HBM str A)	ess voltage step where all	the selected cloned nor	n-supply pins fail (see Annex	
394 395 396 397	3.35. VM minimum HBM str fail (see Annex A	ess voltage step where 50	% or greater of the sele	ted cloned non-supply pins	
398 399 400	3.36. withstand voltag highest voltage le	je evel that does not cause d	IEC 60749-26:2025 5-0587-46		

401 Note 1 to entry: The device passes all tested lower voltages (see failure window).

402

403 4. Apparatus and required equipment

404 4.1. Waveform verification equipment

All equipment used to evaluate the tester shall be calibrated in accordance with the manufacturer's recommendation. This includes the oscilloscope, current transducer and high voltage resistor load. Maximum time between calibrations shall be one year. Calibration shall be traceable to national or international standards.

Equipment capable of verifying the pulse waveforms defined in this standard test method includes, but is not limited to, an oscilloscope, evaluation loads and a current transducer.

411 **4.2. Oscilloscope**

A digital oscilloscope is recommended but analogue oscilloscopes are also permitted. In order to ensure accurate current waveform capture, the oscilloscope shall meet the following requirements:

a) minimum sensitivity of 100 mA per major division when used in conjunction with the current
 transducer specified in 4.4;

- 12 -

IEC CDV 60749-26 © IEC 2024

- b) minimum bandwidth of 350 MHz;
- c) for analogue scopes, minimum writing rate of one major division per nanosecond.

419 **4.3.** Additional requirements for digital oscilloscopes

- 420 Where a digital oscilloscope is used, the following additional requirements apply:
- 421 a) recommended channels: 2 or more;
- b) minimum sampling rate: 10⁹ samples per second;
- c) minimum vertical resolution: 8-bit;
- d) minimum vertical accuracy: \pm 2,5 %;
- e) minimum time base accuracy: 0,01 %;
- 426 f) minimum record length: 10^3 points.

427 **4.4.** Current probe

- 428 a) minimum bandwidth of 200 MHz;
- b) peak pulse capability of 12 A;
- c) rise time of less than 1 ns;
- d) capable of accepting a solid conductor as specified in 4.5;
- e) provides an output voltage per signal current as required in 4.2

433 (this is usually between 1 mV/mA and 5 mV/mA.);

- f) low-frequency 3 dB point below 10 kHz (e.g., Tektronix CT-2¹) for measurement of decay constant t_d (see 5.2.3.2, Table 1, and note below).
- 436 NOTE Results using a current probe with a low-frequency 3 dB point of 25 kHz (e.g., Tektronix CT-1¹) to 437 measure decay constant t_d are acceptable if t_d is found to be between 130 ns and 165 ns.

438 4.5. Evaluation loads

oSIST prEN IEC 60749-26:2025

tps 439 and Two evaluation loads are necessary to verify the tester functionality: 47e4ad/osist-pren-iec-60749-26-2025

- a) Load 1: A solid 18 AWG to 24 AWG (non-US standard wire size 0,25 mm² to 0,75 mm²
 cross-section) tinned copper shorting wire as short as practicable to span the distance
 between the two farthest pins in the socket while passing through the current probe or long
 enough to pass through the current probe and contacted by the probes of the non-socketed
 tester.
- b) Load 2: A (500 \pm 5) Ω , minimum 4 000 V voltage rating.

446 **4.6.** Attenuator

447 A 20.0 dB attenuator with a precision of \pm 0.5 dB, at least 1 GHz bandwidth, and an impedance 448 of 50 $\Omega \pm$ 5 Ω .

449 **4.7. Human body model simulator**

A simplified schematic of the HBM simulator or tester is given in Figure 1. The performance of the tester is influenced by parasitic capacitance and inductance. Thus, construction of a tester using this schematic does not guarantee that it will provide the HBM pulse required for this

¹ Tektronix CT-1 and CT-2 are the trade names of products supplied by Tektronix, Inc.

This information is given for the convenience of users of this document and does not constitute an endorsement by IEC of the products named. Equivalent products may be used if they can be shown to lead to the same results.