

ISO/IEC-TR-5891:2021/2023(E)

ISO JTC-1/SC 27/WG 8

Date: 2022-11-09/2023-05-17

Information security, cybersecurity and privacy protection— Hardware monitoring technology for hardware security assessment

Style Definition	...
Formatted: Font: 11 pt	...
Formatted	...
Formatted: zzCover, Left	...
Formatted	...
Formatted: Font: Not Bold	...
Formatted: zzCover, Left, Space After: 0 pt	...
Formatted: Font: 11 pt	...
Formatted: zzCover, Line spacing: single, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers	...
Formatted: Font: 11 pt, Not Bold	...

# Technical Report

iTeh STANDARD PREVIEW

## Warning for WDs and CDs

This document is not an ISO International Standard. It is distributed for review and comment. It is subject to change without notice and may not be referred to as an International Standard.

Recipients of this draft are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation.

A model manuscript of a draft International Standard (known as "The Rice Model") is available at [https://www.iso.org/iso/model\\_document-rice\\_model.pdf](https://www.iso.org/iso/model_document-rice_model.pdf)



# iTeh STANDARD PREVIEW (standards.iteh.ai)

ISO/IEC DTR 5891

<https://standards.iteh.ai/catalog/standards/sist/535d6687-c551-4dd6-8212-c3655762e65c/iso-iec-dtr-5891>

© ISO 2023

All rights reserved. Unless otherwise specified, or required in the context of its implementation, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either the ISO at the address below or the ISO's member body in the country of the requester.

ISO Copyright Office

CP 401 • Ch. de Blandonnet 8

CH-1214 Vernier, Geneva

Phone: +41 22 749 01 11

Email: [copyright@iso.org](mailto:copyright@iso.org)

Email: [copyright@iso.org](mailto:copyright@iso.org)

Website: [www.iso.org](http://www.iso.org)

Published in Switzerland

Formatted: Font: 11 pt, Font color: Blue

Formatted: Indent: Left: 0 cm, Right: 0 cm, Border: Left: (No border), Right: (No border)

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt

Formatted: Font: 11 pt, Font color: Blue

Formatted: Indent: Left: 0 cm, First line: 0 cm, Right: 0 cm, Border: Left: (No border), Right: (No border)

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

Formatted: Indent: Left: 0 cm, First line: 0 cm, Right: 0 cm, Border: Bottom: (No border), Left: (No border), Right: (No border)

Formatted: Font: 11 pt, Font color: Blue

Formatted: Font: 11 pt, Font color: Blue

ITeH STANDARD PREVIEW  
(standards.iteh.ai)

ISO/IEC DTR 5891

<https://standards.iteh.ai/catalog/standards/sist/535d6687-c551-4dd6-8212-c3655762e65c/iso-iec-dtr-5891>

## Contents

Foreword.....	8
Introduction.....	9
1 — Scope.....	1
2 — Normative references.....	1
3 — Terms and definitions.....	1
4 — Abbreviated terms.....	2
5 — Relationship to existing standards.....	3
5.1 Standards of security assessment.....	3
5.2 Relationship to ISO/IEC 15408-3.....	3
5.3 Relationship to ISO/IEC TS 30104.....	3
6 — Background.....	3
6.1 Complexity and security.....	3
6.2 Challenges in defining hardware security assessment techniques.....	4
7 — Hardware monitoring technologies.....	4
7.1 Overview.....	4
7.2 Research in academic areas.....	5
7.3 Industrial cases.....	6
7.4 Purpose.....	8
7.4.1 Security.....	8
7.4.2 Debugging.....	9
7.4.3 Tuning performance.....	10
7.4.4 Fault tolerance and QoS.....	10
7.4.5 Physical specification measurement.....	11
7.4.6 Application-specific monitoring.....	12
7.5 Carrier type.....	12
7.5.1 Middleware.....	12
7.5.2 Oscilloscope, logic analyser and electron microscope.....	13
7.5.3 Software.....	13
7.5.4 Hardware-assisted monitors.....	16
7.5.5 Software vs. hardware-assisted solutions.....	19
7.6 Target entity.....	20
7.6.1 IP cores.....	20
7.6.2 Processing units.....	20
7.6.3 Memory.....	21
7.6.4 Peripheral devices.....	21
7.7 Objective patterns.....	21
7.7.1 Information content.....	21
7.7.2 Physical specification.....	22
7.7.3 Behaviours.....	22
7.8 Deployment method.....	22
7.8.1 Intrusiveness.....	22
7.8.2 Offline or online.....	23
7.8.3 Synchronous or asynchronous.....	23
7.8.4 Single or multiple monitors.....	23
8 — Utilizing monitoring technologies for hardware security assessment.....	23
8.1 Existing state-of-the-art security assessment approaches.....	23

8.2	How can hardware monitoring help?	24
8.3	Challenges	26
9	Certification for monitoring hardware	27
	<b>Bibliography</b>	<b>30</b>
	<b>Foreword</b>	<b>v</b>
	<b>Introduction</b>	<b>vi</b>
1	Scope	1
2	Normative references	1
3	Terms and definitions	1
4	Abbreviated terms	2
5	Relationship to existing standards	3
5.1	Standards of security assessment	3
5.2	Relationship to ISO/IEC 15408-3	3
5.3	Relationship to ISO/IEC TS 30104	3
6	Background	3
6.1	Complexity and security	3
6.2	Challenges in defining hardware security assessment techniques	4
7	Hardware monitoring technologies	4
7.1	Overview	4
7.2	Research in academic areas	5
7.3	Industrial cases	6
7.4	Purpose	8
7.4.1	Security	8
7.4.2	Debugging	9
7.4.3	Tuning performance	10
7.4.4	Fault tolerance and QoS	10
7.4.5	Physical specification measurement	11
7.4.6	Application-specific monitoring	12
7.5	Carrier type	12
7.5.1	Middleware	12
7.5.2	Oscilloscope, logic analyser and electron microscope	13
7.5.3	Software	13
7.5.4	Hardware-assisted monitors	16
7.5.5	Software vs. hardware-assisted solutions	19
7.6	Target entity	20
7.6.1	IP cores	20
7.6.2	Processing units	20
7.6.3	Memory	21
7.6.4	Peripheral devices	21
7.7	Objective patterns	21
7.7.1	Information content	21
7.7.2	Physical specification	22
7.7.3	Behaviours	22
7.8	Deployment method	22
7.8.1	General	22
7.8.2	Intrusiveness	22
7.8.3	Offline or online	23
7.8.4	Synchronous or asynchronous	23

<u>7.8.5 Single or multiple monitors</u>	<u>23</u>
<u>8 Utilizing monitoring technologies for hardware security assessment</u>	<u>23</u>
<u>8.1 Existing state-of-the-art security assessment approaches</u>	<u>23</u>
<u>8.2 How hardware monitoring can help</u>	<u>24</u>
<u>8.3 Challenges</u>	<u>26</u>
<u>9 Certification for monitoring hardware</u>	<u>27</u>
<u>Bibliography</u>	<u>30</u>

iTeh STANDARD PREVIEW  
(standards.iteh.ai)

ISO/IEC DTR 5891

<https://standards.iteh.ai/catalog/standards/sist/535d6687-c551-4dd6-8212-c3655762e65c/iso-iec-dtr-5891>

## Foreword

~~The ISO (the International Organization for Standardization) is a and IEC (the International Electrotechnical Commission) form the specialized system for worldwide federation of national standards standardization. National bodies (that are members of ISO member bodies). The work of IEC participate in the development of preparing international standards is normally carried out International Standards through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and nongovernmental non-governmental, in liaison with the ISO and IEC, also take part in the work. The ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.~~

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular, the different approval criteria needed for the different types of ISO documents document should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see [www.iso.org/directives](http://www.iso.org/directives) or [www.iec.ch/members\\_experts/refdocs](http://www.iec.ch/members_experts/refdocs)).

~~Attention is drawn ISO and IEC draw attention to the possibility that some of the elements implementation of this document may be involve the subject use of (a) patent rights. ISO(s). ISO and IEC take no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, ISO and IEC had not received notice of (a) patent(s) which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at [www.iso.org/patents](http://www.iso.org/patents) and <https://patents.iec.ch>. ISO and IEC shall not be held responsible for identifying any or all such patent rights. Details of any patent rights identified during the development of the document will be in the Introduction and/or on the ISO list of patent declarations received (see [www.iso.org/patents](http://www.iso.org/patents)).~~

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation of the voluntary nature of standards, the meaning of ISO-specific terms and expressions related to conformity assessment and for, as well as information about the ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT), see [www.iso.org/iso/foreword.html](http://www.iso.org/iso/foreword.html) see [www.iso.org/iso/foreword.html](http://www.iso.org/iso/foreword.html). In the IEC, see [www.iec.ch/understanding-standards](http://www.iec.ch/understanding-standards).

This document was prepared by Joint Technical Committee ~~for Project Committee~~ ISO/IEC JTC1 JTC 1, Information technology, Subcommittee SC\_27, Information security, cybersecurity and privacy protection.

Any feedback or questions on this document should be directed to the user's national standards body. A complete listing of these bodies can be found at [www.iso.org/members.html](http://www.iso.org/members.html) [www.iso.org/members.html](http://www.iso.org/members.html) and [www.iec.ch/national-committees](http://www.iec.ch/national-committees).



## Introduction

Hardware components and the computing ecosystem are becoming increasingly complex. ~~As hardware becomes increasingly complex~~As a result, it becomes increasingly difficult to evaluate ~~its~~the security of hardware. Even in the design stage, it is quite difficult to identify abnormal parts that ~~may~~can cause flaws from among millions of source code lines or billions of transistors, as well as the physical connections between them. Other areas of technology use monitoring to assist with ~~the~~evaluation ~~aiming~~ to mitigate such difficulties. In those technologies, runtime activities such as changes in internal or external status can be monitored to identify deviations from normal behaviour patterns, and by ~~this~~these means, the evaluation ~~may~~can focus on a small set of patterns that the monitored subject typically works with. This method now becomes an available option to assist in hardware security assessment. In such cases, either the target of security assessment is supposed to be “runtime hardware-behaviour-based security” or introduced as a proactive approach to security.

Many evaluation and assessment standards, such as ISO/IEC TS 30104, ISO/IEC 19790 and ISO/IEC 17825, focus on physical security (invasive/nonintrusive) at the hardware boundary. However, they do not focus on the monitoring data, either offline or in real time.

iTeh STANDARD PREVIEW  
(standards.iteh.ai)

ISO/IEC DTR 5891

<https://standards.iteh.ai/catalog/standards/sist/535d6687-c551-4dd6-8212-c3655762e65c/iso-iec-dtr-5891>



# Information security, cybersecurity and privacy protection— General framework for runtime hardware security assessment

## 1 Scope

This document surveys and summarizes the existing hardware monitoring methods, including research efforts and industrial applications. The explored monitoring technologies are classified by applied area, carrier type, target entity, objective pattern, and method of deployment. Moreover, this document summarizes the possible ways of utilizing monitoring technologies for hardware security assessment with some existing state-of-the-art security assessment approaches.

The hardware mentioned in this document refers only to the core processing hardware, such as the central processing unit (CPU), microcontroller unit (MCU), and system on a chip (SoC), in the von Neumann system and does not include single-input or single-output devices such as memory or displays.

The hardware monitoring technology discussed in this document has the following considerations and restrictions:

- ~~The~~ the monitored target is for the ~~postsilicon~~post-silicon phase, not for the design-house phase (e.g., an RTL or netlist design).
- ~~Monitoring~~ monitoring is only applied to the runtime system.

## 2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO/IEC 15408-1:2009, Information technology — Security techniques, security, cybersecurity and privacy protection — Evaluation criteria for IT security — Part 1: Introduction and general model

ISO/IEC/TS 30104:2015, Information Technology — Security Techniques — Physical Security Attacks, Mitigation Techniques and Security Requirements

## 3 Terms and definitions

For the purposes of this document, the terms and definitions given in ISO/IEC 15408-1:2009, ISO/IEC TS 30104:2015 and the following apply.

ISO and IEC maintain terminology databases for use in standardization at the following addresses:

- ISO Online browsing platform: available at <https://www.iso.org/obp>
- IEC Electropedia: available at <https://www.electropedia.org/>

**Formatted:** Section start: New page, Different first page header

**Formatted:** Font color: Blue

**Formatted:** Space Before: 20 pt, After: 38 pt, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

**Formatted:** Font: Bold, Font color: Blue

**Formatted:** Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

**Formatted:** Body Text, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

**Formatted:** List Continue 1, Indent: Left: 0 cm, First line: 0 cm, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers, Tab stops: 0.7 cm, Left + 1.4 cm, Left + 2.1 cm, Left + 2.8 cm, Left + 3.5 cm, Left + 4.2 cm, Left + 4.9 cm, Left + 5.6 cm, Left + 6.3 cm, Left + 7 cm, Left

**Formatted:** Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

**Formatted:** std\_publisher

**Formatted:** RefNorm, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers, Tab stops: 0.7 cm, Left + 1.4 cm, Left + 2.1 cm, Left + 2.8 cm, Left + 3.5 cm, Left + 4.2 cm, Left + 4.9 cm, Left + 5.6 cm, Left + 6.3 cm, Left + 7 cm, Left

**Formatted:** std\_docNumber

**Formatted:** std\_docPartNumber

**Formatted:** std\_docTitle, Font: Not Italic

**Formatted:** std\_docTitle, Font: Not Italic

**Formatted:** Font: Not Italic

**Formatted:** std\_publisher

**Formatted:** std\_documentType

**Formatted:** std\_docNumber

**Formatted:** std\_year

**Formatted:** std\_docTitle, Font: Not Italic

**Formatted:** Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

**Formatted:** std\_publisher

**Formatted:** std\_docNumber

**Formatted:** std\_docPartNumber

**Formatted:** std\_publisher

**Formatted:** std\_documentType

**Formatted:** std\_docNumber

**Formatted:** Font: Cambria, 11 pt

**Formatted:** ...

**Formatted:** English (United States)

**Formatted:** English (United States)

**Formatted:** Font: Cambria

Formatted: Normal, Space After: 36 pt, Line spacing: Exactly 12 pt

Formatted: Font: 12 pt

3.1

**Hardware hardware monitoring**

A hardware or software component allowing an individual to monitor devices connected to a computer

3.2

**Runtime runtime hardware-behaviour-based security**

A tool function of a hardware that protects running physical devices from harm caused by abnormal or unexpected state transitions

Note 1 to entry: Such transitions come from vulnerability, nondeclarations non-declarations, or malicious logic.

4 Abbreviated terms

CPU — Central Processing Unit

DRAM — Dynamic Random Access Memory

EDA — Electronic Design Automation

FSM — Finite State Machine

I/O — Input/Output

MCU — Microcontroller Unit

NIC — Network Interface Controller

RAS — Reliability Availability and Serviceability

RTL — Register Transfer Level

SoC — System on a Chip

JTAG — Joint Test Action Group

CPU central processing unit

DRAM dynamic random-access memory

EDA electronic design automation

FSM finite state machine

I/O input/output

MCU microcontroller unit

NIC network interface controller

RAS reliability availability and serviceability

Formatted: Font: 11 pt

Formatted: Space After: 0 pt, Line spacing: single

Formatted: Normal, Right, Space After: 36 pt, Line spacing: Exactly 12 pt

Formatted: Font: 12 pt

RTL	<a href="#">register transfer level</a>
SoC	<a href="#">system on a chip</a>
ITAG	<a href="#">Joint Test Action Group</a>
IP	<a href="#">intellectual property</a>
CISC	<a href="#">complex instruction set computer</a>
QoS	<a href="#">Quality of Service</a>
ISA	<a href="#">instruction set architecture</a>
ECC	<a href="#">error checking and correction</a>
ROM	<a href="#">read-only memory</a>
EEPROM	<a href="#">electrically erasable programmable ROM</a>
VMM	<a href="#">virtual machine manager</a>
FPGA	<a href="#">field programmable gate array</a>

## 5 Relationship to existing standards

### 5.1 Standards of security assessment

Existing security assessments and technical standards face challenges in addressing hardware uncontrollability. ISO/IEC TS 30104, ISO/IEC 19790, and ISO/IEC 17825 focus on (invasive/noninvasive) physical security at, but not inside, the hardware boundary, but not over the boundary. ISO/IEC TR 20004 complements the vulnerability analysis of ISO/IEC 15408-3 from the perspective of software. ~~There~~Among these, there are no relevant hardware standards.

### 5.2 Relationship to ISO/IEC 15408-3

In ISO/IEC 15408-3, vulnerability assessment (AVA category) is defined. In ISO/TR 5891, we aim ~~This document aims~~ to survey technologies to support hardware vulnerability assessment that can be done at runtime.

### 5.3 Relationship to ISO/IEC TS 30104

~~ISO/TR 5891~~This document aims to supplement ISO/IEC TS 30104:2015, ~~subclauses~~ 7.2 and 7.3.

## 6 Background

### 6.1 Complexity and security

Modern circuits are very complex, and their complexity, amplified by time-to-market pressure, is increasing rapidly in modern computing environments. Consequently, design houses frequently use external IPs, and most IC design enterprises are fabless.

The complexity of modern systems increases the attack surface. Because the semiconductor industry has shifted to a horizontal business model for the integrated circuit supply chain, malicious hardware (hardware Trojans) can be implanted in untrusted phases or components, e.g., commercial IP cores, EDA tools, fabrication, and assembly services. Such malicious modifications to the original circuitry are

Formatted: Font: 11 pt

Formatted: Space After: 0 pt, Line spacing: single