## FINAL DRAFT

# INTERNATIONAL STANDARD

# ISO/FDIS 9455-17

ISO/TC 44/SC 12

Secretariat: **DIN** 

Voting begins on: 2023-10-06

Voting terminates on: 2023-12-01

# Soft soldering fluxes — Test methods —

Part 17: Surface insulation resistance comb test and electrochemical migration test of flux residues

Flux de brasage tendre — Méthodes d'essai —

Partie 17: Essai au peigne et essai de migration électrochimique de résistance d'isolement de surface des résidus de flux

https://standards.iteh.ai/catalog/standards/sist/29986b1e-7204-4f06-8ba0-09443e072d35/iso-fdis-9455-17

# **ISO/CEN PARALLEL PROCESSING**

RECIPIENTS OF THIS DRAFT ARE INVITED TO SUBMIT, WITH THEIR COMMENTS, NOTIFICATION OF ANY RELEVANT PATENT RIGHTS OF WHICH THEY ARE AWARE AND TO PROVIDE SUPPORTING DOCUMENTATION.

IN ADDITION TO THEIR EVALUATION AS BEING ACCEPTABLE FOR INDUSTRIAL, TECHNO-LOGICAL, COMMERCIAL AND USER PURPOSES, DRAFT INTERNATIONAL STANDARDS MAY ON OCCASION HAVE TO BE CONSIDERED IN THE LIGHT OF THEIR POTENTIAL TO BECOME STAN-DARDS TO WHICH REFERENCE MAY BE MADE IN NATIONAL REGULATIONS.



Reference number ISO/FDIS 9455-17:2023(E)

# iTeh STANDARD PREVIEW (standards.iteh.ai)

**ISO/FDIS 9455-17** 

https://standards.iteh.ai/catalog/standards/sist/29986b1e-7204-4f06-8ba0-09443e072d35/iso-fdis-9455-17



#### **COPYRIGHT PROTECTED DOCUMENT**

#### © ISO 2023

All rights reserved. Unless otherwise specified, or required in the context of its implementation, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office CP 401 • Ch. de Blandonnet 8 CH-1214 Vernier, Geneva Phone: +41 22 749 01 11 Email: copyright@iso.org Website: www.iso.org

Published in Switzerland

# Contents

Forev	vord		iv		
1	Scope				
2	Normative references				
3	Terms and definitions				
4		ciple			
5	Reag	gents	2		
6		aratus			
_	Inspection of test coupons				
7	7.1	Surface plating	99 9		
	/11	7.1.1 Slivering (thin metal overhang on etch runs)			
		7.1.2 Plating nodules			
		7.1.3 Plating pits			
	7.2	Surface laminate	9		
8	Sam	ple preparation	9		
	8.1	Preparation of the flux test solution			
		8.1.1 Liquid flux samples	9		
		8.1.2 Solid flux samples	9		
		8.1.3 Flux-cored solder wire or preform samples	10		
		8.1.4 Solder paste samples			
	0.2	8.1.5 Paste flux samples			
	8.2	Preparation of the test coupons 8.2.1 Sample identification			
		8.2.2 Test coupons			
		$\mathbf{I}$ INCO/121010 0 A E E 177			
0	_ h	ttps://standards.iteb.ai/catalog/standards/sist/20986b1e_7204-4f06-8ba0-			
9	Proc	edure Methods for connecting test coupons	11		
	9.1	9.1.1 Board circuitry layout			
		9.1.2 Preconditioning of SIR test coupons prior to processing (optional)			
	9.2	Fluxing and soldering test patterns			
		9.2.1 Liquid and solid flux samples and flux-cored solder wire samples			
		9.2.2 Soldering using wave solder system			
		9.2.3 Soldering using static solder pot			
		9.2.4 Solder paste samples			
		9.2.5 Paste flux samples			
	9.3	Cleaning			
	9.4	SIR measurement			
		9.4.1 High-resistance measurement system verification			
	9.5	9.4.2 Test coupon measurements Electrochemical migration test			
10		essment			
10		ision			
11		report			
		-			
	-	formative) <b>SIR testing guidance</b>	10		
Anne	x B (i migr	informative) Surface insulation resistance comb test and electrochemical ration test of flux residues — Qualification test report			
Rihliz	_				
Bibliography					

## Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular, the different approval criteria needed for the different types of ISO documents should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see <a href="https://www.iso.org/directives">www.iso.org/directives</a>).

ISO draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). ISO takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, ISO had not received notice of (a) patent(s) which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <u>www.iso.org/patents</u>. ISO shall not be held responsible for identifying any or all such patent rights.

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation of the voluntary nature of standards, the meaning of ISO specific terms and expressions related to conformity assessment, as well as information about ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT), see www.iso.org/iso/foreword.html.

This document was prepared by Technical Committee ISO/TC 44, *Welding and allied processes*, Subcommittee SC 12, *Soldering materials*, in collaboration with the European Committee for Standardization (CEN) Technical Committee CEN/TC 121, *Welding and allied processes*, in accordance with the Agreement on technical cooperation between ISO and CEN (Vienna Agreement).

This second edition cancels and replaces the first edition (ISO 9455-17:2002), which has been technically revised.

The main changes are as follows:

- in <u>Clause 1</u> the applicability was clarified;
- in <u>6.5</u> the test coupon was aligned with IPC B53 from IEC 61189-5-501;
- in <u>9.5</u> the duration of the test was changed from 21 days to 1 000 h.

A list of all parts in the ISO 9455 series can be found on the ISO website.

Any feedback or questions on this document should be directed to the user's national standards body. A complete listing of these bodies can be found at <u>www.iso.org/members.html</u>. Official interpretations of ISO/TC 44 documents, where they exist, are available from this page: <u>https://committee.iso.org/sites/tc44/home/interpretation.html</u>.

## Soft soldering fluxes — Test methods —

## Part 17: Surface insulation resistance comb test and electrochemical migration test of flux residues

#### 1 Scope

This document specifies a method of testing for deleterious effects that can arise from flux residues after soldering or tinning test coupons. The test is applicable to type 1 and type 2 fluxes, as specified in ISO 9454-1, in solid or liquid form, or in the form of flux-cored solder wire, solder preforms or solder paste constituted with eutectic or near-eutectic tin/lead (Sn/Pb) or Sn95,5Ag3Cu0,5 or other lead-free solders as agreed between user and supplier (see ISO 9453).

This test method is also applicable to fluxes for use with lead-containing and lead-free solders. However, the soldering temperatures can be adjusted with agreement between tester and customer.

#### 2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 5725-2, Accuracy (trueness and precision) of measurement methods and results — Part 2: Basic method for the determination of repeatability and reproducibility of a standard measurement method

ISO 9454-1, Soft soldering fluxes — Classification and requirements — Part 1: Classification, labelling and packaging

IEC 61189-5-501, Test methods for electrical materials, printed boards and other interconnection structures and assemblies — Part 5-501: General test methods for materials and assemblies — Surface insulation resistance (SIR) testing of solder fluxes

#### 3 Terms and definitions

No terms and definitions are listed in this document.

ISO and IEC maintain terminology databases for use in standardization at the following addresses:

- ISO Online browsing platform: available at <u>https://www.iso.org/obp</u>
- IEC Electropedia: available at <u>https://www.electropedia.org/</u>

#### 4 Principle

The objective of this test method is to characterize fluxes by determining the degradation of electrical resistance and the electrochemical migration of rigid printed wiring coupon specimens after exposure to the specified flux. This test is carried out at high humidity and heat conditions under bias voltage. For fluxes which can leave undesirable residues and hence require cleaning, the results obtained from the test will depend on the characteristics of the flux residue, substrate and metallization, and also on the effectiveness of the cleaning operation.

The measurement of surface insulation resistance (SIR) makes use of a printed wiring coupon substrate having one or more conductive interleaved test patterns. Prior to being subjected to conditioning, the interleaved test patterns are fluxed, soldered or tinned, and cleaned (when required). The patterns are then exposed to a controlled environment for a specified time with an applied voltage. The surface insulation resistance is measured using insulation test apparatus at a suitable test voltage while the test coupons are in the controlled environment. <u>Annex A</u> provides further information on SIR testing.

#### **5** Reagents

Use only reagents of recognized analytical grade or higher and only distilled or deionized water with a conductivity of less than 0,05  $\mu$ S/cm (resistivity  $\ge$  20 M $\Omega$ ).

5.1 Propan-2-ol, (CH3)2CHOH or other suitable solvent.

**5.2 Cleaning solvent** (if required), recommended by the flux manufacturer as suitable for the removal of post-soldering flux residues or propan-2-ol.

#### 6 Apparatus

Equipment shall be capable of demonstrating repeatability in accordance with the gauge r and R methodology specified in ISO 5725-2. The usual laboratory apparatus and, in particular, the following shall be used.

- **6.1** Low profile container, for example a Petri dish or a watch glass.
- **6.2 Drying oven**, suitable for use at up to 120 °C ± 3 °C.

**6.3 Insulated wire or cable**, 1 000 V general-purpose wire, temperature rated to 150 °C; primary insulation of radiation-crosslinked; configuration suitable for equipment in use.

For consistent and repeatable results, it is important that all cabling carrying test signals be encased in an electromagnetic shield. Most often, this is a metallic foil or braid material. Since SIR measurement often deals with picoamperes of current or less, electromagnetic coupling (EMC) and other stray electrical fields can unduly affect the test signals. Encasing the signal lines with a grounded metal dramatically reduces currents due to EMC and other electrical noise. It is not necessary to individually shield each line, such as in coaxial cabling, but separating voltage supply lines and current-return lines is recommended. A single EMC shield can be used to encase all current-return lines.

**6.4 Connector**, 64-position, glass filled polyester body with the following properties:

- 1,27 mm × 10,67 mm (0,05 in × 0,42 in) on 2,54 mm (0,10 in) centres;
- 32 tabs, gold-plated over nickel plate over copper;
- 0,762 μm (0,000 03 in) gold plated post/pin mating end;
- bifurcated beam contacts;
- for coupon thickness of 1,40 mm to 1,78 mm (0,055 in to 0,070 in);
- capable of resisting temperatures up to 105 °C.

The IR (insulation resistance) of pin to pin at the connector shall have a resistance under climate and temperature conditions, with a minimum of 1 012  $\Omega$  under test conditions. The connector shall be suitable for use under different test conditions.

**6.5 Test coupon**. The test pattern IPC B53 according to IEC 61189-5-501, as shown in <u>Figure 1</u>, shall be used for the test specimen. Of the six comb patterns, A and B patterns have 0,4 mm line width and 0,2 mm spacing, comprising 5 207 squares (IEC 61189-5-501); C and D patterns have 0,4 mm line width and 0,5 mm spacing, comprising 1 038 squares (IPC B24); and E and F patterns have 0,318 mm line width and 0,318 mm spacing, comprising 1 981 squares (Bellcore).

NOTE The Bellcore/Telcordia standard assumes a serial model for electronic parts and it addresses failure rates at the infant mortality stage and at the steady-state stage with Methods I, II and III.<sup>[2,3]</sup> Method I is similar to the MIL-HDBK-217F parts count and part stress methods. <sup>[6]</sup>

The specimen is approximately 150 mm  $\times$  95 mm in size. The conductive patterns shall be either unpreserved bare copper or finished with electroless nickel gold (ENIG).

- 32 tabs, gold-plated over nickel plate over copper;
- 1,27 mm × 10,67 mm (0,05 in × 0,42 in) on 2,54 mm (0,10 in) centres.

The test pattern shall comply with <u>Table 1</u> and the test coupon shall comply with <u>Figure 1</u>:

Type of SIR test patterns	A and B	C and D	E and F			
Width of conductor	0,4 mm	0,4 mm	0,318 mm			
Spacing of conductor	0,2 mm	0,5 mm	0,318 mm			
Overlap length 🔍 🔽 💧	25,4 mm	15,25 mm	15,75 mm			
Overlapping spaces	41	34	40			
Squares (nominal)	5 207 it o	1 038	1 981			
NOTE Spaces are determined by counting the number of overlapping areas per pattern. Squares are determined by: $\frac{l_0 \times n_s}{w_s} = q$ $\frac{ISO/FDIS 9455-17}{Ws}$ where $09443e072d35/iso-fdis-9455-17$						
l <sub>o</sub> length of overlap						
<i>n</i> <sub>s</sub> number of spaces						
<i>q</i> squares						
w <sub>s</sub> spacing width						

#### Table 1 — Test pattern




Figure 1 — Resistor verification coupon<sup>1)</sup>

#### 6.6 Soldering equipment.

**6.6.1** Flux-cored solder wire. If cabling is connected by soldering, non-activated flux of ISO 9454-1, classification 1111, shall be used, tin/lead or lead-free solder shall be agreed between user and supplier conforming to eutectic or near-eutectic tin/lead (S Sn60Pb40E or S Sn63Pb37) or lead-free solder (Sn95,5Ag3Cu0,5 or other lead-free solders as agreed between user and supplier, see ISO 9453).

NOTE This wire consists of 60/40 or 63/37 tin/lead solder wire or Sn96,5Ag3Cu0,5 or other lead-free solder wire agreed between user and supplier with a core of non-activated rosin (colophony) flux (ISO 9454-1, classification 1111).

**6.6.2** Wave solder system, comprising a wave-soldering machine with the solder in a bath. Tin/ lead or lead-free solder shall be agreed between user and supplier and conform to eutectic tin/lead

<sup>1)</sup> Reproduced with permission from IEC 61189-5:2021 Copyright © 2021 IEC Geneva, Switzerland. <u>www.iec.ch</u>. IEC has no responsibility for the placement and context (including other content or accuracy) in which the extracts are reproduced, nor is IEC in any was responsible for the other content or accuracy therein.

(Sn63Pb37) or lead-free solder (Sn95,5Ag3Cu0,5 or other lead-free solders as agreed between user and supplier, see ISO 9453). The set point temperature shall be maintained to  $\pm$ 5 °C.

**6.6.3 Static bath**, containing solder to a depth of not less than 40 mm. Tin/lead or lead-free solder shall be agreed between user and supplier and conform to grade Sn63Pb37E or Sn96,5Ag3Cu0,5 or other lead-free solder agreed between user and supplier. The set point temperature shall be maintained to  $\pm 5$  °C.

**6.6.4 Reflow oven**, with controllable temperature profiling.

#### 6.6.5 Soldering iron.

**6.7 Humidity chamber**, capable of maintaining environments up to 90 °C with temperature control of  $\pm 2$  °C and relative humidity (RH) up to 95 % with control of  $\pm 3$  % at a specific RH set point when loaded with test coupons. The chamber shall be constructed with stainless steel inner surfaces and be well insulated. Some solid-state sensors cannot tolerate high temperature and humidity. The temperature and humidity levels of the test chamber shall be recorded throughout the test, preferably with independent control sensors.

If used, independent temperature and humidity sensors should be located in close proximity to the test coupons. Conformance with these conditions will ensure that uniform test conditions can be maintained while the chamber is under test load.


**6.8 High-resistance measurement system**, capable of measuring surface insulation resistance (SIR) in the range of at least  $10^6 \Omega$  to  $10^{12} \Omega$  and with a test and bias voltage supply capable of providing a variable voltage from 5 V to 100 V direct current (d.c.) (±2 %) with a 1 M $\Omega$  load. The sample selection system shall be capable of individually selecting each test pattern under measurement. The system shall incorporate a 1 M $\Omega$  current limiting resistor in each current pathway. The tolerance of the total measurement system shall be ±5 % up to  $10^{10} \Omega$ , ±10 % between  $10^{10} \Omega$  to  $10^{11} \Omega$ , and ±20 % above  $10^{11} \Omega$ .

#### 9443e072d35/iso-fdis-9455-1


**6.9 Resistor verification coupon**, with the same dimensions as the test coupon, with four resistors with the values  $10^6 \Omega$ ,  $10^8 \Omega$ ,  $10^{10} \Omega$  and  $10^{12} \Omega$  in specific current pathways as shown on Figure 2. It shall have a protective metal (stainless steel) cover attached with stainless hardware to the grounded

#### ISO/FDIS 9455-17:2023(E)

mounting holes on the coupon to protect the resistors from contamination or damage during handling (see <u>Figure 3</u>).



09443e072d35/iso-fdis-9455-17



а



Figure 3 — Resistor verification board with protective cover

- 6.10 Soft bristle brush.
- 6.11 Scalpel, doctor blade or equivalent, cutting tool for solder wire.
- **6.12** Analytical balance, capable of measuring to an accuracy of 0,000 1 g, for solvent extract method.