
# INTERNATIONAL STANDARD

## IEC 62016

First edition 2003-12





#### **Publication numbering**

As from 1 January 1997 all IEC publications are issued with a designation in the 60000 series. For example, IEC 34-1 is now referred to as IEC 60034-1.

#### **Consolidated editions**

The IEC is now publishing consolidated versions of its publications. For example, edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the base publication incorporating amendment 1 and the base publication incorporating amendments 1 and 2.

#### Further information on IEC publications

The technical content of IEC publications is kept under constant review by the IEC, thus ensuring that the content reflects current technology. Information relating to this publication, including its validity, is available in the IEC catalogue of publications (see below) in addition to new editions, amendments and corrigenda. Information on the subjects under consideration and work in progress undertaken by the technical committee which has prepared this publication, as well as the list of publications issued, is also available from the following:

- IEC Web Site (<u>www.iec.ch</u>)
- Catalogue of IEC publications

The on-line catalogue on the IEC web site (http://www.iec.ch/searchpub/cur\_fut.htm) enables you to search by a variety of criteria including text searches, technical committees and date of publication. On-line information is also available on recently issued publications, withdrawn and replaced publications, as well as corrigenda.

IEC Just Published

This summary of recently issued publications (<a href="http://www.iec.ch/online\_news/justpub/ip\_entry.htm">http://www.iec.ch/online\_news/justpub/ip\_entry.htm</a>) is also available by email. Please contact the Customer Service Centre (see below) for further information.

Customer Service Centre


If you have any guestions regarding this publication or need further assistance, please contact the Customer Service Centre:

Email: <u>custserv@ec.ch</u> Tel: +41 22 919 02 11 Fax: +41 22 919 03 00

### INTERNATIONAL STANDARD

### IEC 62016

First edition 2003-12



#### © IEC 2003 - Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



PRICE CODE



### CONTENTS

| FO | REW                      | ORD   | 5  |  |  |
|----|--------------------------|---|----|--|--|
| IN | rod                      | UCTION  | 7  |  |  |
|    |                          |   |    |  |  |
| 1  | Scop                     | pe and object   | 8  |  |  |
| 2  | Refe                     | rence documents   | 9  |  |  |
| 3  | General modelling issues |   |    |  |  |
| 3  |                          | -   |    |  |  |
|    | 3.1                      | Ownership and reference   |    |  |  |
|    | 3.2                      | Uniqueness by value   |    |  |  |
|    | 3.3                      | Default values  | 12 |  |  |
|    | 3.4                      | Optional versus empty sets  Model topology  | 12 |  |  |
| 4  | 3.5                      |   |    |  |  |
| 4  |                          |   |    |  |  |
|    | 4.1                      | The information base  | 13 |  |  |
|    | 4.2                      | Global ports and global port bundles  | 13 |  |  |
|    | 4.3                      | Libraries   | 13 |  |  |
|    | 4.4                      | Cells Clusters and cell representation sets Cell representations Master ports and master port bundles | 14 |  |  |
|    | 4.5                      | Clusters and cell representation sets.  | 14 |  |  |
|    | 4.6                      | Cell representations  | 14 |  |  |
|    | 4.7                      | Master ports and master port bondles  | 14 |  |  |
|    | 4.8                      | Instance ports and instance port bundles  | 15 |  |  |
|    | 4.9                      | Instance ports and instance port bundles  | 15 |  |  |
| 5  |                          | nectivity   | 16 |  |  |
|    | 5.1                      | Logical connectivity  |    |  |  |
|    | 5.2                      | Structural connectivity with wide instances   |    |  |  |
|    | 5.3                      | Structural connectivity of connectivity views   |    |  |  |
| 6  | The                      | design hierarchy mechanism  |    |  |  |
|    | 6.1                      | The design hierarchy  | 21 |  |  |
|    | 6.2                      | Annotations   | 23 |  |  |
| 7  | Core                     | Model for electronic design   | 24 |  |  |
|    | 7.1                      | Libraries   | 24 |  |  |
|    | 7.2                      | Interfacing to cells  | 25 |  |  |
|    | 7.3                      | Cell definition hierarchies   |    |  |  |
|    | 7.4                      | Instantiation   |    |  |  |
|    | 7.5                      | Logical connectivity  | 28 |  |  |
|    | 7.6                      | Structural connectivity   |    |  |  |
|    | 7.7                      | Global connectivity   |    |  |  |
|    | 7.8                      | Design and configuration  |    |  |  |
|    | 7.9                      | Annotation  |    |  |  |
| 8  | Core Model EXPRESS-G     |   |    |  |  |
|    | 8.1                      | Partial EXPRESS-G of cell   |    |  |  |
|    | 8.2                      | Partial EXPRESS-G of cell_representation  |    |  |  |
|    | 8.3                      | Partial EXPRESS-G of cluster  |    |  |  |
|    | 8.4                      | Partial EXPRESS-G of cluster_configuration  |    |  |  |
|    | 8.5                      | Partial EXPRESS-G of cluster_interface  |    |  |  |
|    | 8.6                      | Partial EXPRESS-G of connectivity_generic_bus   |    |  |  |
|    | ٥.٥                      |   |    |  |  |

|     | 8.7 Par    | tial EXPRESS-G of connectivity_generic_net   | 41        |
|-----|------------|--|-----------|
|     |            | tial EXPRESS-G of design   |           |
|     | 8.9 Par    | tial EXPRESS-G of global_port  | 43        |
|     | 8.10 Par   | tial EXPRESS-G of information_base   | 44        |
|     | 8.11 Par   | tial EXPRESS-G of instance   | 45        |
|     | 8.12 Par   | tial EXPRESS-G of instance_configuration   | 46        |
|     |            | tial EXPRESS-G of library  |           |
|     | 8.14 Par   | tial EXPRESS-G of master_port_annotate   | 48        |
|     |            | tial EXPRESS-G of name_information   |           |
|     | 8.16 Par   | tial EXPRESS-G of occurrence_annotate  | 50        |
|     | 8.17 Par   | tial EXPRESS-G of occurrence_annotate  | 51        |
|     | 8.18 Par   | tial EXPRESS-G of occurrence_annotate  | 52        |
|     | 8.19 Par   | rtial EXPRESS-G of occurrence_hierarchy_annotate   | 53        |
|     | 8.20 Par   | tial EXPRESS-G of port_structure   | 54        |
|     | 8.21 Par   | tial EXPRESS-G of property   | 55        |
|     |            | tial EXPRESS-G of property_override  | 56        |
|     |            | tial EXPRESS-G of signal   | 57        |
| 9   |            | del schemas  | 58        |
|     | 9.1 con    | nnectivity_structure_model   | 58        |
|     |            | nnectivity_view_model  |           |
|     | 9.3 des    | sign_hierarchy_model   |           |
|     |            | sign_management_model  |           |
|     | 9.5 doc    | cumentation_model  |           |
|     | 9.6 hie    | rarchy model   | 64        |
|     | 9.7 info   | ormation_base_model  | 67        |
|     | 9.8 libra  | ary_model  | 68        |
|     |            | ical_connectivity_model  |           |
|     | _          | port_definition_model  |           |
| 10  |            | del information model  |           |
|     |            | nnectivity_structure_model   |           |
|     |            |  | 1 2<br>89 |
|     |            | sign_hierarchy_model   | 00        |
|     |            | raichy model   |           |
|     |            | \\ \frac{1}{F}   \qq |           |
|     |            | ormation_base_model  |           |
| 11  | •          | pport_definition_model   |           |
| 11  | maex       |  | 100       |
|     | 4          |  | 4.0       |
|     |            | e owner relationship   |           |
| Fig | ure 2 – Ov | vner relationship with multiple potential owners   | 11        |
| Fig | ure 3 – Th | e reference mechanism  | 11        |
| Fig | ure 4 – Un | niqueness by value   | 12        |
| Fig | ure 5 – An | example of signal hierarchy  | 17        |
| _   |            | net joins a port on an instance in the commoned style  |           |
| _   |            | bus joins a port bundle on an instance in the commoned style   |           |
| _   |            |  |           |
| _   |            | bus joins a port bundle on an instance in the fanned-out style   |           |
| _   |            | ernal and external libraries   |           |
| Fig | ure 10 – P | Port bundling — 1  | 26        |

| Figure 11 – Port bundling – 2   | 26 |
|---|----|
| Figure 12 – Instantiation   | 27 |
| Figure 13 – Connectivity net  | 28 |
| Figure 14 – Connectivity bus  | 29 |
| Figure 15 – Connectivity bus – Commoning  | 29 |
| Figure 16 – Connectivity bus – Logical equivalent of commoning  | 30 |
| Figure 17 - Connectivity bus - Fanning-out  | 30 |
| Figure 18 – Connectivity bus – Logical equivalent of fanning-out  | 31 |
| Figure 19 – Connectivity bus-slice  | 31 |
| Figure 20 – Connectivity ripper   | 32 |
| Figure 21 – Global port scoping   | 33 |
| TIEL SAMANUS  |    |
| (https://stanaxkas.iteh.ai)   |    |
| Decuree Preview  UE 6 216:2003  ps://standards.iteh.i/ap. 20/sta.dard/iec/fe180ccf-c2e6-40b2-97e5-1d7941f1de2 |    |
|   |    |

#### INTERNATIONAL ELECTROTECHNICAL COMMISSION

#### CORE MODEL OF THE ELECTRONICS DOMAIN

#### **FOREWORD**

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicy Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, at international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, EC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62016 has been prepared by IEC technical committee 93: Design automation.

The document was released by the feeder organization, Government Electronics and Information Technology Association, a sector of the Electronic Industries Alliance (EIA), for committee draft, comment, and review by members of IEC TC93 <sup>1</sup>.

The text of this standard is based on the following documents:

| FDIS        | Report on voting |
|-------------|------------------|
| 93/172/FDIS | 93/176/RVD       |

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

The EIA feeder organization retains the copyright and intellectual property of this work but provides permission for IEC to reproduce and exploit the information contained herein.

This standard does not follow the rules for the structure of International Standards given in the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until 2012-07. At this date, the publication will be

- · reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.



#### INTRODUCTION

The Core Model of the electronics domain provides a common basis for design information handled by CAD systems within the electronic domain. It is the purpose of this model to provide a conceptual representation of the electronics domain, so that the compliant CAD systems handle a similar set of concepts, thus making inter-communication, sharing and exchange of design information a much easier task. It is not the purpose of this model to describe implementation details or to provide a data representation of electronics domain information.

The Core Model of the electronics domain, Edition 1.0, is referred to as the "Core Model" throughout this document. The Core Model, in part, has been created by enhancing the industry connectivity consensus model, EDIF CFI DR Alignment Model Version 1.0 (www.edif.org).

The chosen description language for this Core Model is EXPRESS, as defined by ISO 10303-11.

It is necessary to describe the Core Model as an information model in order to provide a formal definition of the design information that shall be be recognized by the compliant CAD systems. The benefits of a formal description derive from its ability to provide an unambiguous representation of concepts, attributes and relationships, and the global rules and constraints that may be applied. By having such a description, it is possible to check the consistency and the correctness of the model as well as to provide a reliable starting-point for further development. It also facilitates the design of correct electronics CAD implementations based on this Core Model, as the actual implementation methods can be checked against the model.

This Core Model includes connectivity hierarchy and design information for the electronics domain. Future parts of this Core Model standard may be extended to include other categories of information (for example, cell\_representation, schematic representation, the PCB domain, symbols and display information).

In order to facilitate the creation of other parts of this Core Model standard, some objects have been used in this Core Model to facilitate support for other parts of the electronics domain. There are two types of such objects.

- Entities, such as cell representation, are important concepts that provide support for defining other core Model parts.
- Constraints: Some of constraints of this Core Model use conditions that are always true.
   They have been written in this way in order to ensure that they remain valid when the model is extended.

#### CORE MODEL OF THE ELECTRONICS DOMAIN

#### 1 Scope and object

This International Standard provides the semantics definitions for the following categories of information related to electronic circuit designs. Each category of design information is modelled as an EXPRESS schema.

The Core Model consists of 10 schemas. Each of them is presented in this document as a separate chapter. At the beginning of each chapter, a description of the corresponding schema is provided.

- The hierarchy\_model schema describes the hierarchical information of a cell, i.e. the way a cell may be divided into other cells.
  - A circuit may be divided into cells which, in turn, may be turther subdivided into other cells, thus creating a hierarchy. The hierarchy information describes the cells, the possible cell representations and their instances.
- The design\_hierarchy\_model schema describes the annotation on an occurrence hierarchy.
  - The definition of a design requires that specific representations (views) of design objects in the hierarchy are selected. This unambiguously creates a configured design hierarchy. This concept is similar to the configuration of a design in VHDL and is related to view selection mechanisms of other electronics design domain information models in industry. The design hierarchy identifies top-level design cells and may provide annotated design-specific data into the elaborated hierarchy.
- The connectivity\_view\_model schema describes the connectivity information of a cell.
  - This describes the way in which the circuits are connected in order that information or energy may flow from one part of a design or product to another. The Core Model subdivides this information into
  - the logical\_connectivity\_model schema which describes the connectivity for a given level of a hierarchy.
    - Logical connectivity information describes the bit level, abstract electrical connectivity for a given level of a hierarchy, in terms of signals and signal groups.
  - the connectivity\_structure\_model schema which describes the structural connectivity
    of a connectivity view.
    - Structural connectivity information describes the connectivity, for a given level of a hierarchy, from the structural point of view. The structural connectivity is specified in terms of busses, nets and rippers. Such a structural representation is used to provide support for physical implementation and annotation.
- The *library\_model* schema describes the technology information contained in a library, as well as the reusable objects and data.
  - A library provides a means of grouping cell definitions. A library may be used to group other classes of reusable objects and information as well. Information in a library may be related in terms of technology information.
- The information\_base\_model schema describes the information in an information base.
  - The information\_base describes the kind of information that can be found directly in an information base.

In addition, the following information is also included in the model.

- The design\_management\_model schema provides the design management information.

  This information is needed to trace back to the source or the owner of the data.
- The documentation model schema describes the documentation provided for an object.
- The *support\_definition\_model* schema contains the definition of some auxiliary entities, types and functions that are used by several schemas.

Names of objects used in this Core Model standard were chosen to be the same as the names of the similar objects and concepts in existing electronics domain information models wherever possible.

#### 2 Reference documents

IEC 61690-1:2000, Electronic design interchange format (EDIF) - Part 1. Version 300

IEC 61690-2:2000, Electronic design interchange format (EDIE) - Part 2: Version 400

ISO 13030-11:1994, Industrial automation systems and integration – Product representation and exchange – Part 11: Description methods: The EXPRESS Language reference manual

#### 3 General modelling issues

This standard describes the general modelling techniques and conventions used by the Core Model. The most important concept discussed here is that of relationship between entities (ownership and reference). In addition, issues such as uniqueness in aggregates, default values, empty sets and model topology are presented.

#### 3.1 Ownership and reference

An object is said to be the "owner" of another object, if the latter can only exist in the context of the former. From the point of view of the information model, this means that an instance of the "owned" object can exist it, and only if, there is an instance of the owner object. Any given instance of an object must have exactly one owner. Some examples of owner relationships are provided below.

By contrast, if an object references another object, the existence of the latter is not dependent on the existence of the former. In the information model this means that the existence of an instance of the referenced object is not related to the existence of any instance of the object that references it. A given instance may be referenced by any number of other instances unless stated otherwise by a constraint.

Generally speaking, the referencing mechanism provides a way of sharing data whereas the ownership dependence is used to create a scope for the objects and to control their existence.

The difference between the two types of relationship is important because of their effects in an actual implementation. If the implementation provides a static representation of data (such as an EDIF file), an owned object can be textually contained in the definition of the owner, whereas a referenced object is used by the referencing object but may be declared in another context. If the system allows dynamic representation of the data (like CFI DR PI), the difference between ownership and reference is reflected in the process of object creation and destruction. Indeed, whenever an object is destroyed, its owned objects are destroyed too, unlike the referenced objects which continue to exist.

The EXPRESS language does not provide a direct method of specifying whether an object is owned or referenced. However, the Alignment Model represents the two types of relationship in different ways by using the techniques and conventions described below.

#### 3.1.1 Ownership

Let us consider the example presented in Figure 1 which shows the owner relationship between a *library* and its contained *cells*:

```
ENTITY library
cells: OPTIONAL SET [1:?] OF cell;
...
END_ENTITY;

ENTITY cell
...
INVERSE
containing_library: library FOR cells
END_ENTITY;
```

Figure 1 - The owner relationship

In this example, ownership is modelled straightforwardly by using the EXPRESS INVERSE clause. Its meaning is that, for every instance of a cell, there is exactly one instance of the library that contains that cell instance.

There are cases, however, when an object may have several potential owners. The example in Figure 2 shows that a documentation object may be created in the context of a connectivity\_generic\_net or a connectivity\_generic\_bus, etc.

The owner relationship is modelled by using the INVERSE clause. Its meaning is that there may exist, at most, one instance of the connectivity\_generic\_net and, at most, one instance of a connectivity\_generic\_bus, etc, that contain a given documentation instance. However, any instance of the documentation may exist as a member of the "document" SET in a connectivity\_generic\_net or as a member of the "document" SET in a connectivity\_generic\_bus, etc, but not as all of them. Therefore, a domain rule (the WHERE clause) is used in order to ensure that there is only one owner of the documentation instance in the database. Of course, there are other objects that reference that documentation instance.

```
ENTITY connectivity_generic_net
  ABSTRACT SUPERTYPE OF (ONEOF(connectivity_net,
                               connectivity_sub_net));
            : OPTIONAL SET [1:?] OF documentation;
  document
END_ENTITY;
ENTITY connectivity_generic_bus
  ABSTRACT SUPERTYPE OF (ONEOF(connectivity_bus,
                                connectivity_bus_slice,
                               connectivity_sub_bus));
  . . .
            : OPTIONAL SET [1:?] OF documentation;
  document
END_ENTITY;
ENTITY documentation;
  . . .
INVERSE
  containing_generic_net:
   SET [0:1] OF connectivity general
                                       nét FOR
                                               document;
  containing_generic_bus:
   SET [0:1] OF connectivity generic_bus FQR document;
WHERE
  containment_constraint:
    (* Each "documentation" is defined in only one place. *)
    SIZEOF(containing_generic_net) +
   SIZEOF(containing_generic_bus)
END ENTITY;
```

Figure 2 - Owner relationship with multiple potential owners

#### 3.1.2 Reference

The reference mechanism can be used to share common data between several objects. Let us consider a master\_logical\_port which has a default connection to a global\_port. Since it is possible for several master\_logical\_ports to have the same default connection, the global\_port is referenced by the master\_logical\_port. In this case, the global\_port does not contain an INVERSE attribute for the master\_logical\_port because it is not owned by it. In order to increase the readability of the model, the references to other objects are tagged as such. Figure 3 gives an example of object referencing.

```
ENTITY master_logical_port;
  default_connection : OPTIONAL global_port; -- reference
    ...
END_ENTITY;
```

Figure 3 - The reference mechanism

#### 3.2 Uniqueness by value

EXPRESS defines the uniqueness in aggregates to be "by reference". This means that a set cannot contain the same object twice but it may contain two different objects with exactly the same value. Therefore, a special EXPRESS function is used whenever uniqueness by value is required, as shown in Figure 4.

Figure 4 - Uniqueness by value

The example shows that a *library* should not contain two identical documentation, copyright information or author information, i.e. it cannot contain two instances of *documentation*, copyright or written with the same value.

#### 3.3 Default values

The default values, which are used by the CAD systems, are relevant to the actual implementations rather than to the information models. Therefore, the Core Model does not contain a specification of these values.

#### 3.4 Optional versus empty sets

In EXPRESS, a set which may have no elements can be described by either

- OPTIONAL SET [1:upper]limit] OF base\_type, or by
- SET [0 upper limit] OF base\_type.

However, the concepts modelled by the two descriptions are quite different. An OPTIONAL SET shows the fact that the set may or may not exist whereas a SET[0 : upper\_limit] shows that the set always exists but it may be empty. The Core Model uses the former method.

#### 3.5 Model topology

The topology is the graph representation of the relationships between the concepts defined in the model. Two possible approaches have been considered.

- A tree representation in which there is a concept (the root of the tree) that is a
  generalization of all the other concepts defined in the model. An example of Information
  Model that uses this topology is the CFI DR IM.
- A forest representation in which there are several categories of concepts that do not have any common features. An example of Information Model that uses this topology is the EDIF IM.