

ISO/FDIS-11898-1:2023(E)

ISO-TC 22/SC 31-AWG 3

Secretariat: DIN

Date: 2023-12-2024-01-30

Road vehicles — Controller area network (CAN)

Part 1: Data link layer and physical coding sublayer

Véhicules routiers — Gestionnaire de réseau de communication (CAN)

Partie 1: Couche liaison de données et signalisation sous-couche de codage physique

ISO/FDIS 11898-1

<https://standards.iteh.ai/catalog/standards/iso/647b65d2-1e26-4244-b71f-3222cdf5ab50/iso-fdis-11898-1>

FDIS stage

© ISO ~~2023~~2024

All rights reserved. Unless otherwise specified, or required in the context of its implementation, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office
CP 401 • Ch. de Blandonnet 8
CH-1214 Vernier, Geneva
Phone: +41 22 749 01 11
~~Email~~E-mail: copyright@iso.org
Website: www.iso.orgwww.iso.org

Published in Switzerland

iTeh Standards
(<https://standards.itih.ai>)
Document Preview

ISO/FDIS 11898-1

<https://standards.itih.ai/catalog/standards/iso/647b65d2-1e26-4244-b71f-3222cdf5ab50/iso-fdis-11898-1>

Contents

Foreword	xv
Introduction.....	xvi
Part 1: Data link layer and physical coding sublayer.....	1
1 Scope	1
2 Normative references.....	1
3 Terms and definitions	1
4 Symbols and abbreviated terms	8
5 Basic concepts of CAN	10
5.1 CAN properties.....	10
5.2 Frame transmissions	11
5.3 Bus access method.....	14
5.4 Information routing.....	14
5.5 Network flexibility.....	14
5.6 Remote data request.....	14
5.7 Error detection.....	14
5.8 Error signalling and recovery time.....	15
5.9 Fault confinement.....	15
5.10 Error-active	15
5.11 Error-passive.....	15
5.12 Bus-off.....	15
5.13 ACK.....	15
5.14 Repetition of transmission attempts	15
5.15 Network-wide data consistency	16
5.16 Switchable operating modes of the PMA	16
5.17 Bus states and MAC sub-layer phases	16
6 CAN DLL specification.....	17
6.1 General	17
6.2 Time stamping.....	18
6.3 DLL protocol.....	18
6.4 LLC sub-layer	20
6.4.1 Overview.....	20
6.4.2 Notifications	21
6.4.3 Structure of LLC frames.....	21
6.4.4 Limited LLC frames	22
6.4.5 Services of LLC sub-layer	23

6.5	Functions of the LLC sub-layer.....	27
6.5.1	General.....	27
6.5.2	Flow control on re-arbitration.....	27
6.5.3	Flow control on retransmission.....	27
6.5.4	Frame acceptance filtering.....	27
6.5.5	Overload notification	27
6.5.6	Recovery management	28
6.5.7	Time stamping.....	28
6.6	MAC sub-layer	28
6.6.1	Functions and rules.....	28
6.6.2	Services of the MAC sub-layer.....	28
6.6.3	Time reference points	29
6.6.4	Functional model of MAC sub-layer architecture	29
6.6.5	Specification of EF.....	33
6.6.6	Specification of OF	34
6.6.7	Inter-frame space specification.....	35
6.6.8	SOF	36
6.6.9	Elements of the MAC frame.....	37
6.6.10	MAC frame in CBFF and CEFF	38
6.6.11	MAC frame in FBFF and FEFF	42
6.6.12	MAC frame in XLFF	46
6.6.13	MAC frame coding.....	51
6.6.14	Data frame acknowledgement.....	52
6.6.15	Frame validation	53
6.6.16	Order of bit transmission.....	53
6.6.17	Medium access method	53
6.6.18	MAC data consistency.....	55
6.6.19	Restricted operation	55
6.6.20	Bus monitoring.....	55
6.6.21	Error handling and overload handling.....	55
7	PL specifications.....	60
7.1	General and functional modelling.....	60
7.2	Services of the PCS interface	61
7.2.1	Description.....	61
7.2.2	PCS Data.Request.....	61
7.2.3	PCS Data.Indicate.....	61
7.2.4	PCS Mode.Request.....	61

7.2.5	PCS Status.Transmitter	62
7.2.6	PCS Status.Receiver	62
7.3	PCS.....	63
7.3.1	Bit encoding/decoding.....	63
7.3.2	Bit time	63
7.3.3	Configuration of the bit time parameters	67
7.3.4	Transmitter delay compensation	69
7.3.5	Synchronization.....	73
7.3.6	Tolerance range of the oscillator frequencies.....	75
7.4	Attachment unit interface.....	76
7.4.1	General.....	76
7.4.2	PCS to PMA symbols.....	76
7.4.3	PMA to PCS symbol.....	77
7.5	PWM encoding	77
7.5.1	General function and definitions	77
7.5.2	PCS without PWM encoding	79
7.5.3	PCS sub-layer with PWM encoding.....	79
8	Description of supervisor FCE.....	82
8.1	Fault confinement.....	82
8.1.1	Objectives	82
8.1.2	Strategies.....	82
8.1.3	Fault confinement interface specification.....	83
8.1.4	Rules of fault confinement.....	87
8.1.5	Node start-up.....	90
8.2	Bus failure management.....	90
Annex A (normative) CAN FD light — Data link layer and physical coding sub-layer requirements of responder nodes		91
A.1	Basic concepts of CAN FD light.....	91
A.1.1	General.....	91
A.1.2	Bus access method.....	91
A.1.3	ACK.....	91
A.1.4	Error detection and signalling.....	91
A.2	Data link layer requirements of the responder node.....	92
A.2.1	Requirements of LLC sub-layer.....	92
A.2.2	Requirements of MAC sub-layer	92
A.3	Physical layer requirements of the responder node.....	97
A.3.1	Services of PL.....	97

A.3.2	PCS specification.....	97
A.3.3	AUI specification.....	98
A.4	Description of supervisor fault confinement.....	98
A.5	Disabling ACK and transmitter synchronization.....	99
Annex B (informative)	Configuration interface.....	100
Annex C (informative)	Additional information.....	101
C.1	Differences between CC frames, FD frames and XL frames.....	101
C.2	Implementation hints.....	101
Bibliography	103

Foreword — ix

Introduction — x

1 — Scope — 1

2 — Normative references — 1

3 — Terms and definitions — 1

4 — Symbols and abbreviated terms — 6

5 — Basic concepts of CAN — 7

5.1 — CAN properties — 7

5.2 — Frames — 8

5.3 — Bus access method — 10

5.4 — Information routing — 10

5.5 — Network flexibility — 10

5.6 — Remote data request — 10

5.7 — Error detection — 10

5.8 — Error signalling and recovery time — 10

5.9 — Fault confinement — 11

5.10 — Error active — 11

5.11 — Error passive — 11

5.12 — Bus-off — 11

5.13 — ACK — 11

5.14 — Repetition of transmission attempts — 11

5.15 — Network wide data consistency — 11

5.16 — Switchable operating modes of the PMA — 11

5.16.1 — General — 11

5.17 — Bus states and MAC sub-layer phases — 12

6 — CAN DLL specification — 13

iTeh Standards
<https://standards.itih.ai>
 Document Preview

ISO/FDIS 11898-1

6.1	General	13
6.2	Time stamping	13
6.3	DLL protocol	13
6.4	LLC sub-layer	14
6.4.1	Overview	14
6.4.2	Notifications	14
6.4.3	Structure of LLC frames	15
6.4.4	Limited LLC frames	16
6.4.5	Services of LLC sub-layer	16
6.4.5.1	Service Access Points	16
6.4.5.2	Types of connectionless mode transmission services	16
6.4.5.3	Format description of service primitives	17
6.4.5.4	Types of service	17
6.4.5.5	Service specification	17
6.4.5.5.1	General	17
6.4.5.5.2	L_Data.Request	18
6.4.5.5.3	L_Data.AbortRequest	18
6.4.5.5.4	L_Data.Confirm	19
6.4.5.5.5	L_Data.indication	19
6.5	Functions of LLC sub-layer	19
6.5.1	General	19
6.5.2	Flow control on re-arbitration	20
6.5.3	Flow control on retransmission	20
6.5.4	Frame acceptance filtering	20
6.5.5	Overload notification	20
6.5.6	Recovery management	20
6.5.7	Time stamping	20
6.6	MAC sub-layer	21
6.6.1	Functions and rules	21
6.6.2	Services of the MAC sub-layer	21
6.6.3	Time reference points	21
6.6.4	Functional model of MAC sub-layer architecture	21
6.6.4.1	Capability	21

6.6.4.2	MAC frame transmission	22
6.6.4.3	MAC frame reception	23
6.6.4.4	MAC CRC calculation	23
6.6.5	Specification of EF	24
6.6.5.1	Description	24
6.6.5.2	Error flag	24
6.6.5.3	Error delimiter	25
6.6.6	Specification of OF	25
6.6.6.1	Types	25
6.6.6.2	Overload flag	25
6.6.6.3	Overload delimiter	25
6.6.7	Specification of Inter frame space	25
6.6.7.1	Separation of frames	25
6.6.7.2	Intermission	26
6.6.7.3	Bus idle	26
6.6.7.4	Suspend transmission	26
6.6.7.5	Bus re-integration	26
6.6.8	SOF	27
6.6.9	Elements of the MAC frame	27
6.6.10	MAC frame in CBFF and CEFF	28
6.6.10.1	General	28
6.6.10.2	Arbitration Field	28
6.6.10.3	Control Field	29
6.6.10.4	Data field	29
6.6.10.5	CRC Field	29
6.6.10.6	ACK field	30
6.6.10.7	EOF	30
6.6.11	MAC frame in FBFF and FEFF	30

6.6.11.1	General	30
6.6.11.2	Arbitration Field	30
6.6.11.3	Control Field	31
6.6.11.4	Data field	32
6.6.11.5	CRC Field	32
6.6.11.6	ACK field	33
6.6.11.7	EOF	34
6.6.12	MAC frame in XLFF	34
6.6.12.1	General	34
6.6.12.2	Arbitration Field	34
6.6.12.3	Control Field	35
6.6.12.4	Data field	37
6.6.12.5	CRC Field	37
6.6.12.6	ACK field	37
6.6.12.7	EOF	38
6.6.13	MAC frame coding	38
6.6.13.1	Coding requirements	38
6.6.13.2	Dynamic bit stuffing	38
6.6.13.3	Fixed bit stuffing	39
6.6.13.3.1	CAN FD CRC Field	39
6.6.13.3.2	CAN XL data phase	39
6.6.14	Data Frame acknowledgement	39
6.6.15	Frame validation	39
6.6.15.1	General	39
6.6.15.2	Behaviour when error signalling is enabled	39
6.6.15.3	Behaviour when error signalling is disabled	40
6.6.16	Order of bit transmission	40
6.6.17	Medium access method	40

6.6.17.1	Bus access	40
6.6.17.2	Protocol exception event	40
6.6.17.3	Transmission of MAC frames	40
6.6.17.4	Identifier based arbitration	41
6.6.17.5	Frame priority	41
6.6.17.6	Collision resolution	41
6.6.18	MAC data consistency	41
6.6.19	Restricted operation	41
6.6.20	Bus Monitoring	42
6.6.21	Error handling and overload handling	42
6.6.21.1	Control of error signalling	42
6.6.21.2	Error detection	42
6.6.21.3	Behaviour when error signalling is enabled	43
6.6.21.3.1	Error handling	43
6.6.21.3.2	Overload signalling	44
6.6.21.3.3	Restricted operation	45
6.6.21.3.4	Error counting	45
6.6.21.4	Behaviour when error signalling is disabled	45
6.6.21.4.1	General	45
6.6.21.4.2	Error handling	45
6.6.21.4.3	Overload signalling	45
6.6.21.4.4	Restricted operation	46
6.6.21.4.5	Error counting	46
7	PL specifications	46
7.1	General and functional modelling	46
7.2	Services of the PCS interface	46
7.2.1	Description	46
7.2.2	PCS_Data.Request	46
7.2.3	PCS_Data.Indicate	46

7.2.4	PCS_Mode.Request	47
7.2.5	PCS_Status.Transmitter	47
7.2.6	PCS_Status.Receiver	47
7.3	PCS	48
7.3.1	Bit encoding/decoding	48
7.3.2	Bit time	48
7.3.3	Configuration of the bit time parameters	51
7.3.4	Transmitter delay compensation	52
7.3.5	Synchronization	55
7.3.5.1	Description	55
7.3.5.2	Phase error of an edge	55
7.3.5.3	Hard synchronization	55
7.3.5.4	Bit resynchronization	56
7.3.6	Tolerance range of the oscillator frequencies	56
7.4	Attachment Unit Interface	57
7.4.1	General	57
7.4.2	PCS to PMA symbols	57
7.4.2.1	Output symbol	57
7.4.2.2	Bus_off symbol	57
7.4.2.3	Bus_off_release symbol	57
7.4.2.4	Mode symbol	57
7.4.2.5	D_Transmit symbol	57
7.4.2.6	D_Receive symbol	57
7.4.3	PMA to PCS symbol	58
7.5	PWM encoding	58
7.5.1	General function and definitions	58
7.5.2	PCS without PWM encoding	59
7.5.3	PCS sub-layer with PWM encoding	59
7.5.3.1	PWM encoding activation and deactivation	59
7.5.3.2	Internal processing delay	59
7.5.3.3	PWM configuration	59

7.5.3.4	Transmitter	61
7.5.3.5	Receiver	61
8	Description of supervisor FCE	61
8.1	Fault confinement	61
8.1.1	Objectives	61
8.1.2	Strategies	61
8.1.3	Fault confinement interface specification	62
8.1.3.1	Description	62
8.1.3.2	LLC sub-layer/FCE interface	62
8.1.3.3	MAC sub-layer/FCE interface	63
8.1.3.4	PL/FCE interface	63
8.1.4	Rules of fault confinement	63
8.1.4.1	Description	63
8.1.4.2	Error counting	64
8.1.4.3	Transition between error-active and error-passive states	64
8.1.4.4	Bus-off management	64
8.1.5	Network start-up	65
8.2	Bus failure management	65
Annex A	(normative) CAN FD light data link layer and physical coding sub-layer requirements of responder nodes	66
A.1	Basic concepts of CAN FD light	66
A.1.1	General	66
A.1.2	Definitions	66
A.1.3	Bus access method	66
A.1.4	ACK	66
A.1.5	Error detection and signalling	67
A.2	Data link layer requirements of the responder node	67
A.2.1	Requirements of LLC sub-layer	67
A.2.1.1	Services of LLC sub-layer	67
A.2.1.2	Functions of LLC sub-layer	67
A.2.1.3	Structure of LLC frames	67
A.2.2	Requirements of MAC sub-layer	67
A.2.2.1	Services of MAC sub-layer	67

A.2.2.2	Functional model of MAC sub-layer architecture	67
A.2.2.2.1	Functions	67
A.2.2.2.2	Frame transmission	68
A.2.2.2.3	Frame reception	68
A.2.2.3	Structure of MAC frames	68
A.2.2.3.1	Description	68
A.2.2.3.2	Requirements of MAC DF	68
A.2.2.3.2.1	SOF	68
A.2.2.3.2.2	Arbitration Field	68
A.2.2.3.2.3	Control Field	69
A.2.2.3.2.4	Data field	69
A.2.2.3.2.5	CRC Field	69
A.2.2.3.2.6	ACK field	69
A.2.2.3.2.7	EOF	69
A.2.2.4	Specification of inter frame space	69
A.2.2.4.1	Definition	69
A.2.2.4.2	Intermission field	69
A.2.2.4.3	Bus idle	69
A.2.2.4.4	Suspend transmission	69
A.2.2.5	Frame coding	70
A.2.2.6	Frame ACK	70
A.2.2.7	Frame validation	70
A.2.2.8	Order of bit transmission	70
A.2.2.9	Medium access method	70
A.2.2.9.1	Bus access	70
A.2.2.9.2	Bus integration state	70
A.2.2.9.3	Protocol exception event	70
A.2.2.9.4	Collision handling	70
A.2.2.10	MAC data consistency	70
A.2.2.11	Error handling	70
A.2.2.11.1	General	70
A.2.2.11.2	Error detection	70
A.2.2.11.3	Error handling and signalling	71
A.2.2.12	Overload signalling	71
A.3	Physical layer requirements of the responder node	71
A.3.1	Services of PL	71
A.3.2	PCS specification	71

A.3.2.1	Bit encoding/decoding	71
A.3.2.2	Synchronization	72
A.3.2.2.1	Requirements	72
A.3.2.2.2	Tolerance range of the oscillator frequencies	72
A.3.3	AUI specification	73
A.3.3.1	PCS to PMA messages	73
A.3.3.2	PMA to PCS message	73
A.4	Description of supervisor fault confinement	73
A.5	Disabling ACK	73
Annex B (informative)	Configuration interface	74
Annex C (informative)	Additional information	75
C.1	Differences between CC frames, FD frames, and XL frames	75
C.2	Implementation hints	75
	Bibliography	76

iTeh Standards
(<https://standards.iteh.ai>)
Document Preview

ISO/FDIS 11898-1

<https://standards.iteh.ai/catalog/standards/iso/647b65d2-1e26-4244-b71f-3222cdf5ab50/iso-fdis-11898-1>